Validation Lab Architect: High-Speed Memory & Silicon Tests

Usatech Recruit

United States

On-site

USD 180,000 - 240,000

Full time

4 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Usatech Recruit seeks a Technical Director of Validation to lead lab-based validation of high-speed memory buffer products and automate data collection. You will develop validation environments and test methodologies to ensure silicon designs meet specifications.

The role requires extensive experience with DDR topologies, high-speed signaling, and hands-on lab work using oscilloscopes, BERTs, and protocol analyzers. Strong programming in Python is essential.

Qualifications

  • BS or MS in Electrical Engineering.
  • 20+ years of relevant experience.
  • Experience in bench testing and characterization of high-speed/memory IO devices; DDRx preferred.
  • Proficiency with validation hardware and board design fundamentals.
  • Hands-on lab work and Python-based lab automation.
  • Skilled in high-speed lab equipment (oscilloscopes, BERTs, signal generators).
  • Team player able to collaborate with lab engineers and circuit designers.

Responsibilities

  • Lab bring-up and validation of high-speed memory buffer semiconductor products.
  • Develop test methodologies for validating silicon designs against specifications.
  • Develop scripts for automating lab equipment and analyzing lab data.
  • Lead validation tasks on bench planning, preparation, characterization execution, and methodology improvements.
  • Collaborate with silicon design teams to develop experiments, drive data collection, and present results.
  • Provide inputs to FPGA, system, and PCB design requirements.
  • Support Applications Team in understanding and resolving customer issues.

Skills

Bench testing
DDRx characterization
Python automation
Oscilloscopes
Signal generators
BERTs
Team collaboration

Education

B.S./M.S. in Electrical Engineering

Tools

Validation hardware
PCB design
Logic analyzers
Protocol analyzers

Job description

Usatech Recruit seeks a Technical Director of Validation to lead lab-based validation of high-speed memory buffer products and automate data collection. You will develop validation environments and test methodologies to ensure silicon designs meet specifications.

The role requires extensive experience with DDR topologies, high-speed signaling, and hands-on lab work using oscilloscopes, BERTs, and protocol analyzers. Strong programming in Python is essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Director of Validation
Technical Director of Validation

Usatech Recruit • United States

On-site
USD 180,000 - 240,000
Senior Validation Director - High-Speed Memory & Silicon Lab
Senior Validation Director - High-Speed Memory & Silicon Lab

Protingent • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Director of Memory Interface Validation
Director of Memory Interface Validation

Rambus.com • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
Technical Director Validation
Technical Director Validation

Rambus.com • Johns Creek (GA)

On-site
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
Technical Director Validation
Technical Director Validation

Protingent • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Senior High‑Speed Validation Engineer
Senior High‑Speed Validation Engineer

Renesas Electronics Corporation • Duluth (GA)

On-site
USD 120,000 - 160,000
Competitive benefits package
Lead Post-Silicon Validation Engineer for High-Speed I/O
Lead Post-Silicon Validation Engineer for High-Speed I/O

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 240,000
Validation Engineer: Automated Lab Testing & PCB Debug
Validation Engineer: Automated Lab Testing & PCB Debug

SiTime • Tempe (AZ)

On-site
USD 94,000 - 129,000
401k plan
Health and wellness benefits
Parental leave
+2
Senior Post-Silicon Validation Engineer - High-Speed DDR5
Senior Post-Silicon Validation Engineer - High-Speed DDR5

Renesas Electronics • Tempe (AZ)

On-site
USD 120,000 - 170,000
Memory Validation Engineer
Memory Validation Engineer

TPI Global Solutions • Austin (TX)

On-site
USD 70,000 - 90,000