Director of Memory Interface Validation

Rambus.com

Johns Creek (GA)

Hybrid

USD 161,000 - 298,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equity
401(k) matching
Employee stock purchase plan
Gym membership

Job summary

Rambus seeks a Technical Director Validation Engineer to lead lab validation for Memory Interface Chips, automating data collection and building validation environments to verify performance and compliance.

The role demands extensive experience with DDR topologies, high-speed signaling, and lab automation in Python. Rambus offers a hybrid work model with onsite days and a competitive compensation package.

Qualifications

  • Experience in bench testing and characterization of high-speed/memory IO devices.
  • Proficiency with validation hardware and board design fundamentals.
  • Hands-on lab work and software for lab automation (Python).
  • Team player with strong collaboration with design engineers.

Responsibilities

  • Lab bring-up and validation of high-speed memory buffer semiconductor products.
  • Develop test methodologies to validate silicon designs against specs.
  • Develop scripts to automate lab equipment and analyze data.
  • Lead bench planning, preparation, characterization execution and improvements.
  • Collaborate with silicon design teams to drive data collection and analysis.
  • Provide inputs to FPGA, system, and PCB design requirements.
  • Support Applications Team in resolving customer issues.

Skills

Bench testing
DDRx characterization
High-speed lab equipment
Python scripting

Education

B.S./M.S. Electrical Engineering

Tools

Oscilloscopes
BERTs
Signal generators
FPGA

Job description

Rambus seeks a Technical Director Validation Engineer to lead lab validation for Memory Interface Chips, automating data collection and building validation environments to verify performance and compliance.

The role demands extensive experience with DDR topologies, high-speed signaling, and lab automation in Python. Rambus offers a hybrid work model with onsite days and a competitive compensation package.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Director, High-Speed Memory Validation
Technical Director, High-Speed Memory Validation

Rambus • San Jose (CA)

On-site
USD 189,000 - 351,000
Bonus
Equity
401(k) matching
+2
Director of Validation Engineering - High-Speed Memory
Director of Validation Engineering - High-Speed Memory

Rambus.com • San Jose (CA)

On-site
USD 189,000 - 351,000
Technical Director Validation
Technical Director Validation

Rambus.com • Johns Creek (GA)

On-site
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus.com • San Jose (CA)

On-site
USD 189,000 - 351,000
Memory Interface Validation Lead (DDR4/5)
Memory Interface Validation Lead (DDR4/5)

Rambus • San Jose (CA)

On-site
USD 162,000 - 300,000
Base salary
Bonus
Equity
+5
Senior Memory Validation Engineering Lead
Senior Memory Validation Engineering Lead

Rambus.com • San Jose (CA)

Hybrid
USD 162,000 - 300,000
Competitive compensation package
Equity / stock purchase plan
401(k) with matching
+3
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus • San Jose (CA)

On-site
USD 189,000 - 351,000
Bonus
Equity
401(k) matching
+2
Principal PE Validation Engineer — Memory Interface
Principal PE Validation Engineer — Memory Interface

Rambus.com • San Jose (CA)

Hybrid
USD 141,000 - 262,000
Base salary
Bonus
Equity
+5
Sr Mgr Validation Engineering
Sr Mgr Validation Engineering

Rambus • San Jose (CA)

On-site
USD 162,000 - 300,000
Base salary
Bonus
Equity
+5
Validation Lab Architect: High-Speed Memory & Silicon Tests
Validation Lab Architect: High-Speed Memory & Silicon Tests

Usatech Recruit • United States

On-site
USD 180,000 - 240,000