Staff SoC Physical Design Engineer – Power & Performance

Qualcomm; Austin (TX); On-site; USD 152,000 - 210,000; Full time

Job summary

Qualcomm Technologies, Inc. seeks a senior hardware engineer to lead complex physical design flows for high-speed DDR and graphics in SOCs, with a focus on power optimization. You will plan floorplanning, clock tree synthesis, placement, routing, and PDN analyses to ensure signoff readiness.

The role requires a Master's degree and 3 years of related experience, with collaboration across cross-functional teams and participation in design reviews for tapeout readiness.

Qualifications

• Master's degree in a relevant field and three (3) years of experience in a related occupation.

Responsibilities

• Lead, plan and synthesize ambiguous or conflicting requirements for complex physical design flows.
• Oversee physical design flow for high-speed DDR, graphics, and SoC algorithms and modeling, focusing on power optimization.
• Perform Floor Planning, Clock Tree Synthesis, Place and Route, PDN, timing analysis and closure.
• Conduct LVS, DRC, design-for-manufacturing and design-for-yield checks at chip and block levels.
• Support cross-functional teams to drive signoff closure for tapeout and participate in design reviews.

Education

Master's degree in Electrical Engineering, Computer Engineering, Computer Science or related degree field

Job description

Qualcomm Technologies, Inc. seeks a senior hardware engineer to lead complex physical design flows for high-speed DDR and graphics in SOCs, with a focus on power optimization. You will plan floorplanning, clock tree synthesis, placement, routing, and PDN analyses to ensure signoff readiness.

The role requires a Master's degree and 3 years of related experience, with collaboration across cross-functional teams and participation in design reviews for tapeout readiness.