SOC Design Verification Engineer

Apple

Newton (MA)

On-site

USD 116,000 - 175,000

Full time

6 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock purchase plan
Relocation assistance

Job summary

Apple in Newton, MA is seeking a Design Verification Engineer to verify the functionality and performance of Apple's premier SOCs and IPs. You will own developing test plans, tests, and coverage strategies and will work closely with design, micro-architecture, and software teams to understand use cases.

We expect proficiency in Verilog/SystemVerilog with digital simulation and scripting in Python/Perl; C/C++ is a plus.

Qualifications

  • Knowledge of computer architecture and digital design fundamentals.
  • Proficiency with Verilog or SystemVerilog and digital simulation/debug.
  • Experience with Python, Perl, or similar scripting languages.
  • Ability to work independently to deliver project goals.
  • Experience with C/C++, assembly is a plus.
  • Excellent interpersonal skills and the dream to take on diverse challenges.

Responsibilities

  • Verify functionality and performance of Apple SOCs and IPs.
  • Develop test plans, tests and coverage plans and testbenches.
  • Triaging regressions, tracking bugs, and analyzing coverage.
  • Collaborate with design, architecture and software teams to understand use cases.

Skills

Computer architecture
Digital design fundamentals
Verilog/SystemVerilog
Python/Perl scripting
C/C++
Team collaboration

Education

BS in Electrical Engineering or related field

Tools

Verilog/SystemVerilog
Digital simulation tools

Job description

Apple in Newton, MA is seeking a Design Verification Engineer to verify the functionality and performance of Apple's premier SOCs and IPs. You will own developing test plans, tests, and coverage strategies and will work closely with design, micro-architecture, and software teams to understand use cases.

We expect proficiency in Verilog/SystemVerilog with digital simulation and scripting in Python/Perl; C/C++ is a plus.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer for SoC IP
Senior Design Verification Engineer for SoC IP

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 308,500
Employee stock programs
Relocation assistance
Bonuses/Commission
+1
Design Verification Engineer, SOC & Hardware, Stock Options
Design Verification Engineer, SOC & Hardware, Stock Options

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 150,000 - 278,000
SoC DV Engineer - Verilog, UVM & Testbench Expert
SoC DV Engineer - Verilog, UVM & Testbench Expert

Apple Inc. • Cupertino (CA)

On-site
USD 120,000 - 180,000
Design Verification Engineer — SOC & IP Architect
Design Verification Engineer — SOC & IP Architect

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
Senior SOC Verification Engineer
Senior SOC Verification Engineer

Apple Inc. • Seattle (WA)

On-site
USD 175,000 - 308,500
SoC Full Chip DV Engineer
SoC Full Chip DV Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
Design Verification Engineer (VLSI/UVM)
Design Verification Engineer (VLSI/UVM)

Apple Inc. • Waltham (MA)

On-site
USD 124,000 - 175,000
Stock options eligibility
Educational reimbursement
Comprehensive health coverage
+1
Design Verification Engineer: SOC & IP Specialist
Design Verification Engineer: SOC & IP Specialist

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 170,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Cellular SoC Verification Engineer — Innovate & Verify
Cellular SoC Verification Engineer — Innovate & Verify

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 195,000
Stock options
Education reimbursement
Benefits package