SerDes Silicon Validation Engineer

Synopsys

Hillsboro (OR)

On-site

USD 110,000 - 160,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys is seeking a hands-on lab engineer in Hillsboro, Oregon to validate SerDes PHY IP and drive test-plans across silicon and board level environments. You will work with high-speed lab gear, debug issues across silicon, hardware, firmware, and test setups, and collaborate with analog designers and product teams to ensure performance targets are met.

Ideal candidates have a Bachelor's in Electrical Engineering and strong experience with Verilog, MATLAB/Python automation, and oscilloscopes;

Qualifications

  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • Strong understanding of analog IC circuit design and high-speed mixed-signal environments.
  • Hands-on debugging across silicon, hardware, firmware and test setups.
  • Experience with lab equipment including oscilloscopes, network analyzers, signal generators, and power supplies.
  • Programming experience in MATLAB or Python for test automation and data analysis.
  • FPGA programming with Verilog for test pattern generation and protocol control.

Responsibilities

  • Test silicon implementations of high-speed SerDes PHYs using lab equipment.
  • Debug silicon behavior and hardware when results don't match expectations.
  • Run characterization tests across PVT corners and operating conditions.
  • Design and build custom test boards and hardware to support bring-up and characterization.
  • Program FPGAs in Verilog to generate test patterns and control protocols.
  • Write test automation scripts in Python or MATLAB.
  • Collaborate with analog designers to investigate circuit behavior and validate design assumptions.

Skills

High-speed SerDes
Oscilloscopes & test equipment
Verilog for FPGA
Python/MATLAB automation
Analytical debugging

Education

Bachelor's degree in Electrical Engineering

Tools

Verilog
MATLAB
Python
Oscilloscopes
Network Analyzers

Job description

Synopsys is seeking a hands-on lab engineer in Hillsboro, Oregon to validate SerDes PHY IP and drive test-plans across silicon and board level environments. You will work with high-speed lab gear, debug issues across silicon, hardware, firmware, and test setups, and collaborate with analog designers and product teams to ensure performance targets are met.

Ideal candidates have a Bachelor's in Electrical Engineering and strong experience with Verilog, MATLAB/Python automation, and oscilloscopes;

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

High-Speed SerDes Test and Validation Engineer
High-Speed SerDes Test and Validation Engineer

Synopsys Inc • Hillsboro (OR)

On-site
USD 120,000 - 170,000
Health benefits
Wellness programs
Senior Silicon Validation Lead: High-Speed SerDes
Senior Silicon Validation Lead: High-Speed SerDes

Synopsys • Hillsboro (OR)

On-site
USD 180,000 - 240,000
Annual bonus
Equity
Health benefits
+1
Silicon Validation Engineer
Silicon Validation Engineer

Synopsys Inc • Hillsboro (OR)

On-site
USD 120,000 - 170,000
Health benefits
Wellness programs
SerDes Design & Validation Lead
SerDes Design & Validation Lead

Apple Inc. • Beaverton (OR)

On-site
USD 140,000 - 190,000
Lead SerDes Design & Validation Engineer
Lead SerDes Design & Validation Engineer

Apple • Cupertino (CA)

On-site
USD 180,000 - 230,000
Silicon Validation Engineer
Silicon Validation Engineer

Synopsys • Hillsboro (OR)

On-site
USD 110,000 - 160,000
Senior SerDes Design & Validation Engineer
Senior SerDes Design & Validation Engineer

Apple Inc. • Austin (TX)

Hybrid
USD 140,000 - 190,000
SerDes Verification Engineer - Python Automation
SerDes Verification Engineer - Python Automation

ArcTern Ventures • San Jose (CA)

On-site
USD 90,000 - 140,000
Senior SerDes System Validation Engineer | Bring-up & Debug
Senior SerDes System Validation Engineer | Bring-up & Debug

Apple Inc. • Cupertino (CA)

On-site
USD 184,700 - 324,800
Medical coverage
Employee stock plan
Relocation assistance
SerDes Design & Validation Engineer — High‑Speed IP Leader
SerDes Design & Validation Engineer — High‑Speed IP Leader

Apple Inc. • Cupertino (CA)

Hybrid
USD 129,000 - 225,000
Stock options
Relocation assistance
Educational reimbursement