SerDes IP Systems Engineering Director

Cadence

San Jose (CA)

On-site

USD 179,000 - 332,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Incentive compensation
Equity options
Benefits package

Job summary

Cadence seeks a Systems Engineering Director for SerDes IP to lead the Die-to-Die Interface IP team within the Silicon Solutions R&D Group. You will drive analysis and modeling of high-performance SerDes, oversee end-to-end simulations, and guide design-in guidelines for customers.

The role demands leadership and hands-on technical development, with responsibilities spanning modeling, specs generation, and cross-team collaboration to deliver robust DI-IP products.

Qualifications

  • 10+ years of experience with high-speed SerDes and PHYs.
  • Deep understanding of high-speed SerDes architecture.
  • PhD or MS in Electrical/Computer Engineering (or similar).
  • Strong group presentation and leadership skills.

Responsibilities

  • Develop statistical and linear systems analysis of the link and define design specs for circuit designers.
  • Drive R&D team to model and analyze high-performance D2D SerDes IP architecture and link budget.
  • Create infrastructure for robust product development, systems modeling, and testing.
  • Lead end-to-end link simulations using MATLAB/Simulink/ADS and other simulators.
  • Provide guidelines on signal integrity and power integrity to customers.
  • Support customer package/board design and debugging as needed.
  • Guide packaging team based on in-package D2D link channel analysis.
  • Generate technical specs, data sheets, and application notes.

Skills

High speed SerDes
Systems analysis
MATLAB
Simulink
Data analysis
Leadership
Scripting (Python/Perl)
Signal processing

Education

PhD or MS in Electrical/Computer Engineering

Tools

MATLAB
Simulink
ADS
Perl

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

SerDes IP Systems Engineering Director Description

This is a unique opportunity to join the rapidly growing Die-to-Die Interface IP team in the Silicon Solutions R&D Group at Cadence Design Systems. We are looking for a Systems Engineering Director who will be a key driver and contributor to the development of our advanced D2D SerDes IP products.This role involves leading the D2D Systems analysis team as well as contributing with hands on technical development.

Main Job Tasks And Responsibilities
  • Develop statistical and linear systems analysis of the link, model nonidealities and determine design specifications for circuit designers
  • Key contributor and driver of the R&D team that defines, models and analyzes high performance D2D SerDes IP microarchitecture, link budget and specifications
  • Develop infrastructure to ensure robust product development, systems modeling analysis and testing
  • Drive and verify end-to-end link simulations using statistical and time-domain simulators (Simulink, ADS, etc.)
  • Develop and provide guidelines regarding signal integrity and power integrity to customers
  • Support customer package/board design and debug as necessary
  • Guide the package design team based on in-package D2D link channel analysis
  • Generate technical specification, data sheets, and application notes
  • Update R&D team with the latest standards developments, customer feedback and competitive analysis
Position Requirements
  • 10+ years of experience working with high speed high performance SerDes and PHYs
  • Deep understanding of high speed SerDes architecture
  • Proficient in MATLAB, Simulink, ADS, or similar link analysis/statistical analysis tool
  • Strong coding skills for simulation and modelling, as well as data analysis
  • Strong mathematical skills, in particular relating to linear systems (Fourier analysis, filter theory, etc.)
  • Must have strong group presentation and leadership skills
  • PhD or M.S. in Electrical/Computer Engineering (or similar degree)
  • The ability to think through engineering systems end-to-end and identify bottlenecks and weak points.
  • Deep knowledge of communication systems fundamentals and wireline communications
  • Good experimental skills
  • Good knowledge of signal processing (DSP) algorithms and architecture.
  • Good working knowledge of physics of signal propagation
  • Good working knowledge of basic circuits
  • Experience generating systems or IBIS-AMI models
  • Experience using system simulation tools, especially Matlab, Perl, and other scripting tools
  • Demonstrated capacity to self-educate themselves to pick up new fields of expertise
  • D2D link experience is preferred but not required
  • Familiarity with emerging D2D standards such as UCIe is desired
  • Strong debug and problem-solving skills

The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SerDes IP Systems Engineering Director Cadence
SerDes IP Systems Engineering Director Cadence

Semiconductor Engineering • San Jose (CA)

On-site
USD 190,000 - 270,000
High Speed PHY FW Engineer
High Speed PHY FW Engineer

Cadence • San Jose (CA)

On-site
USD 101,500 - 188,500
Director, SerDes IP Systems Engineering (D2D & Modeling)
Director, SerDes IP Systems Engineering (D2D & Modeling)

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
Incentive compensation
Equity options
Benefits package
Principal Analog IC Design Engineer, High Speed SerDes
Principal Analog IC Design Engineer, High Speed SerDes

Cadence Design Systems • San Jose (CA)

Hybrid
USD 137,000 - 254,000
Bonus
Equity
Benefits
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Director, D2D SerDes IP Systems Engineering
Director, D2D SerDes IP Systems Engineering

Semiconductor Engineering • San Jose (CA)

On-site
USD 190,000 - 270,000
Lead Analog IC Design Engineer
Lead Analog IC Design Engineer

Cadence • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Medical, dental and vision plans
Paid vacation and holidays
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Sr Principal Engineer -SIPI
Sr Principal Engineer -SIPI

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 154,000 - 286,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
Sr Principal Engineer -SIPI
Sr Principal Engineer -SIPI

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000