High Speed PHY FW Engineer

Cadence

San Jose (CA)

On-site

USD 101,500 - 188,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence in California is seeking a High Speed SERDES PHY Firmware Design Engineer (T1/T2) to join a dynamic, growing team of engineers developing physical IP for industry‑standard high‑speed serial‑link protocols.

The role covers firmware architecture development, implementation, verification, testing and customer deployment, with opportunities to lead project effort and collaborate across product engineering, validation and design teams.

Qualifications

  • Solid programming knowledge in C/C++ and Python.
  • Understanding of wireline communication principles.
  • Knowledge in mixed signal circuit design and digital signal processing techniques.
  • Strong problem solving and communication skills.
  • BSc or MSc in Electrical Engineering.

Responsibilities

  • Contribute to firmware architecture development and implementation of firmware features.
  • Work with verification to debug and fix FW issues.
  • Involvement during post-silicon testing and validation to identify FW/HW issues and implement FW improvements.
  • Interaction with Product Engineering, System Validation and Design teams to debug IP issues in the field and provide hot fixes.

Skills

C/C++
Python
Wireline comms
Mixed-signal DSP
Problem solving

Education

BSc or MSc in Electrical Engineering

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Working COMPANY OVERVIEW
The Future of Intellectual Property is Here

Electronic innovation is everywhere, from smart sensors to smart cities, and it is transforming the way people work, live, and play. Cadence is excited to play a role in this innovation, not only as a world leader in electronic design automation (EDA) for over 25 years, but also as a driving force in the advancement of intellectual property (IP).

Cadence® IP solutions will change the way you think about and use IP in your system‑on‑chip (SoC) designs. As you use more IP to fortify your SoCs with new functionalities, we can help you reduce the complexity and risk inherent in designing for smart technology while meeting your performance, area, and power (PPA) requirements.

Cadence is the fastest‑growing silicon IP provider, with a proven portfolio and many industry firsts in design IP and verification IP. Engineers choose Cadence when they want the best in interface, memory, analog, peripherals, processor, and verification IP.

Our Goal: a Perfect Fit in Your SoC

Cadence provides an open IP platform and IP Factory approach so you can design, customize, and verify IP and IP subsystems to fit your SoCs in ways that weren’t possible before. We work with you to make sure our IP fits as seamlessly as possible into your designs. Growing synergies within our IP portfolio, and between our IP portfolio and EDA tools, provide you with important flexibility and time‑to‑market advantages over traditional IP integration approaches.

Quality is Integral to What We Do, Not an Afterthought

Cadence has amassed thousands of IP tape outs, and our IP solutions are in use by many of the world’s leading semiconductor and systems companies. The Cadence quality assurance program is based on clear, documented policies and reproducible procedures that begin in product definition and development and extend through testing and release to ongoing maintenance and support. Our procedures include specification and maintenance of appropriately detailed product definitions and test/release plans for every Cadence product.

POSITION DETAILS
High Speed SERDES PHY Firmware Design Engineer (T1/T2)

This is an opportunity to join a dynamic and growing team of experienced engineers developing physical IP for industry‑standard high‑speed serial‑link protocols. The successful candidate will ideally be a highly motivated self‑starter who is able to work independently to complete assigned tasks and can also contribute to project leadership. It is expected that the candidate will contribute during all phases of firmware development for high speed SERDES from architecture development to implementation, verification, testing and customer deployment.

This Includes
  • Contribution during firmware architecture development and implementation of the defined firmware features.
  • Working closely with verification team to debug and fix the FW issues found with verification simulations.
  • Involvement during post‑silicon testing and validation to identify any FW and HW related functionality and performance issues and implement any necessary FW improvements to address these issues.
  • Interaction with Product Engineering, System Validation and Design team to debug IP issues in the field and provide hot fixes.
Responsibilities Include
  • Help to build system level prototype control software to develop/validate adaptation, equalization, and control algorithms for high speed SERDES.
  • Implement assigned FW features and work closely with verification and validation team to ensure the functionality and robustness of the implemented features.
  • Support of Validation team during electrical and system characterization.
  • Support of Product Engineering team during customer deployment of the IP.
Specific Desired Skills
  • Solid programming knowledge in C/C++ and Python
  • Understanding of wireline communication principles
  • Knowledge in mixed signal circuit design and digital signal processing techniques
  • Strong problem solving and communication skillsBSc or MSc in Electrical Engineering
  • US Citizen or Permanent resident

The annual salary range for California is $101,500 to $188,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High Speed PHY FW Engineer
High Speed PHY FW Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 101,000 - 189,000
High Speed Interface Protocols, Principal AE
High Speed Interface Protocols, Principal AE

Cadence • San Jose (CA)

On-site
USD 123,000 - 229,000
Firmware Design Engineer
Firmware Design Engineer

Cadence • Mount Royal (NJ)

On-site
USD 120,000 - 180,000
High Speed Interface Protocols, Principal AE
High Speed Interface Protocols, Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 123,000 - 229,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Sr. Principal Software Engineer
Sr. Principal Software Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 196,000 - 364,000
Bonus eligibility
Equity
Medical/dental/vision plans
+2
Ingénieur en conception de micrologiciel - Firmware Design Engineer
Ingénieur en conception de micrologiciel - Firmware Design Engineer

Cadence • Mount Royal (NJ)

On-site
USD 110,000 - 170,000
Principal Analog IC Design Engineer, High Speed SerDes
Principal Analog IC Design Engineer, High Speed SerDes

Cadence Design Systems • San Jose (CA)

On-site
USD 136,500 - 253,500
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans