Senior Verification Engineer - ASIC/SoC (UVM, SystemVerilog)

Itdtech

Northern (KY)

Hybrid

USD 47,000 - 56,000

Full time

6 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical benefits
401(k) plan
Paid holidays

Job summary

itD is seeking a Verification Engineer to support the development and verification of next-generation SoC solutions. The role requires 5–12 years of ASIC/SoC verification experience with UVM and SystemVerilog.

Position is 100% onsite in Allentown, PA or Carlsbad, CA, with hourly pay rates of PA $34.00–$34.20 and CA $41.00–$41.40, based on experience. Benefits include medical, 401(k), and paid holidays. Direct W2 candidates only.

Qualifications

  • Bachelor's degree in Electrical Engineering required.
  • 5–12 years of ASIC/SoC verification experience.
  • Strong experience developing UVM-based testbenches.
  • Proficiency with SystemVerilog.
  • Experience creating verification plans and verification infrastructure.

Responsibilities

  • Develop and maintain UVM-based verification environments for ASIC/SoC designs.
  • Create and execute block- and system-level verification plans.
  • Design verification components, including assertions, agents, traffic generators, and scoreboards.
  • Partner with cross-functional engineering teams to define verification strategies and improve design testability.
  • Debug and resolve complex design and verification issues throughout the development lifecycle.
  • Perform timing and gate-level simulations to validate design functionality.
  • Support post-silicon bring-up through C-based firmware development and verification activities.

Skills

ASIC verification
SoC verification
UVM
SystemVerilog
Verification planning
Block- & system-level

Education

Bachelor's degree in Electrical Engineering

Tools

Python scripting

Job description

itD is seeking a Verification Engineer to support the development and verification of next-generation SoC solutions. The role requires 5–12 years of ASIC/SoC verification experience with UVM and SystemVerilog.

Position is 100% onsite in Allentown, PA or Carlsbad, CA, with hourly pay rates of PA $34.00–$34.20 and CA $41.00–$41.40, based on experience. Benefits include medical, 401(k), and paid holidays. Direct W2 candidates only.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC/SoC Verification Engineer
Senior ASIC/SoC Verification Engineer

itD Tech • Toadtown (CA)

On-site
USD 47,000 - 56,000
Medical benefits
401(k) plan
Paid holidays
ASIC Verification Engineer
ASIC Verification Engineer

Links Technology Solutions, Inc. • Allentown

On-site
USD 76,000 - 90,000
Health, life, vision, and dental insur
401K Matching
ASIC Verification Engineer: 26-02766
ASIC Verification Engineer: 26-02766

Akraya, Inc. • Allentown

On-site
USD 96,000 - 99,000
Senior ASIC Verification Engineer – SoC/UVM Expert
Senior ASIC Verification Engineer – SoC/UVM Expert

Links Technology Solutions, Inc. • Allentown

On-site
USD 76,000 - 90,000
Health, life, vision, and dental insur
401K Matching
Verification Engineer - Onsite PA or CA (6269) Allentown, PA or Carlsbad, CA
Verification Engineer - Onsite PA or CA (6269) Allentown, PA or Carlsbad, CA

Itdtech • Northern (KY)

Hybrid
USD 47,000 - 56,000
Medical benefits
401(k) plan
Paid holidays
Senior SoC Verification Engineer - UVM/SystemVerilog Pro
Senior SoC Verification Engineer - UVM/SystemVerilog Pro

VDart • Chesterbrook (PA)

On-site
USD 120,000 - 170,000
Senior ASIC Verification Engineer: SystemVerilog & UVM Expert
Senior ASIC Verification Engineer: SystemVerilog & UVM Expert

NVIDIA Corporation • Austin (TX)

On-site
USD 136,000 - 212,750
Generous benefits package
Equity options
Industry-leading salaries
Senior ASIC Verification Engineer - SystemVerilog/UVM
Senior ASIC Verification Engineer - SystemVerilog/UVM

Teradyne • North Reading (MA)

On-site
USD 123,000 - 197,000
Senior ASIC Verification Engineer — UVM, SoC & Coverage
Senior ASIC Verification Engineer — UVM, SoC & Coverage

Enormous Enterprise LLC • Sunnyvale (CA)

Hybrid
USD 140,000 - 180,000
Senior ASIC Verification Engineer - SystemC/C++ & UVM Lead
Senior ASIC Verification Engineer - SystemC/C++ & UVM Lead

Insight Global • North Reading (MA)

On-site
USD 154,000 - 307,000