Senior Staff TPU Architect - AI Hardware Co-Design

Google LLC

Sunnyvale (CA)

On-site

USD 240,000 - 333,000

Full time

21 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Google is seeking a Senior Staff Performance Codesign Engineer for TPU in Sunnyvale, CA. You’ll shape TPU architecture, drive hardware-software co-design, and lead performance modeling and simulation efforts for massive ML workloads.

You’ll collaborate across research, hardware, and software teams to set roadmaps, validate designs, and push scalable, power-efficient accelerators powering Google's AI services.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 12 years of experience in computer architecture, chip architecture, or hardware-software co-design.
  • Experience developing systems for performance modeling, simulation, or system analysis.

Responsibilities

  • Define and drive the technical roadmap and architecture for the hardware/software stack, ensuring unparalleled performance for the training and serving of large ML models.
  • Act as the technical liaison between advanced research, software, and hardware teams, steering model architecture innovation to maximize scaling, quality, and hardware efficiency.
  • Architect and oversee the development of next-generation configurable simulation frameworks and cycle-accurate performance models, setting the standard for how the organization evaluates complex micro-architectural decisions.
  • Advocate system-level performance analysis across highly distributed ML systems, innovating new methodologies to balance compute, memory bandwidth, and inter-chip network requirements.
  • Manage cross-functional partnerships across hardware engineering, compiler development, and ML research to influence broad organizational strategy and transition paradigm-shifting concepts into production.

Skills

Computer architecture
Chip architecture
Hardware-software co-design
Performance modeling
Simulation
System analysis

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience

Job description

Google is seeking a Senior Staff Performance Codesign Engineer for TPU in Sunnyvale, CA. You’ll shape TPU architecture, drive hardware-software co-design, and lead performance modeling and simulation efforts for massive ML workloads.

You’ll collaborate across research, hardware, and software teams to set roadmaps, validate designs, and push scalable, power-efficient accelerators powering Google's AI services.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Staff TPU Co-Design Architect
Senior Staff TPU Co-Design Architect

Google Inc. • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Bonus target
Equity
Benefits
Senior Staff TPU Performance Co-Design Engineer
Senior Staff TPU Performance Co-Design Engineer

Google • Town of Montana (WI)

On-site
USD 240,000 - 333,000
Equity
Benefits
Senior TPU AI Hardware Co-Design Engineer
Senior TPU AI Hardware Co-Design Engineer

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior Staff TPU Architecture & Co-Design Engineer
Senior Staff TPU Architecture & Co-Design Engineer

Google • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Senior AI TPU Hardware-Software Integration Engineer
Senior AI TPU Hardware-Software Integration Engineer

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Health benefits
Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
TPU SoC Design Engineer: AI Hardware Accelerator
TPU SoC Design Engineer: AI Hardware Accelerator

Google • Town of Montana (WI)

On-site
USD 116,000 - 165,000
TPU Performance Engineer — HW/SW Codesign
TPU Performance Engineer — HW/SW Codesign

Google Inc. • Sunnyvale (CA)

On-site
USD 147,000 - 210,000
TPU Compute RTL Design Engineer for AI Hardware
TPU Compute RTL Design Engineer for AI Hardware

Google • Austin (TX)

On-site
USD 138,000 - 197,000
TPU RTL Silicon Design Manager — Lead AI Hardware
TPU RTL Silicon Design Manager — Lead AI Hardware

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target
Benefits