TPU Performance Engineer — HW/SW Codesign

Google Inc.

Sunnyvale (CA)

On-site

USD 147,000 - 210,000

Full time

17 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Google is hiring a Software Engineer III for TPU Performance, Hardware and Software Codesign in Sunnyvale, CA. You will bridge ML workloads with TPU hardware, optimizing distributed systems and compiler architectures to improve TPU adoption and performance.

Collaborating with Google Cloud and YouTube teams, you will deliver scalable performance analyses, guide roadmap decisions, and influence the next generation of ML infrastructure. Strong programming and systems knowledge are required.

Qualifications

  • Bachelor’s degree or equivalent practical experience.
  • 2 years of experience with software development in one or more programming languages.
  • 2 years of experience with performance, large-scale systems data analysis, visualization tools, or debugging.
  • 2 years of experience with computer architecture, performance analysis, and performance modeling.
  • Master's degree or PhD in Computer Science or related fields.

Responsibilities

  • Develop and scale benchmarking and workload characterization strategies to enable fast grounding-to-silicon, root-cause performance analysis, and TPU mapping optimization.
  • Drive full-stack hardware-software co-design to optimize current and future ML accelerator architectures for business-critical production models (e.g., LLMs and embedding models).
  • Partner with Product Areas to scale key workload pipelines efficiently during TPU Pilot and GA transitions.
  • Build and upgrade compiler-aware simulator tools, hardware cost-models, and performance-ladder pathways to baseline and project physical silicon capabilities.
  • Distill complex performance analyses and hardware trade-offs into presentations to guide TPU roadmap decision-making in core leadership forums.

Skills

Software development
Performance analysis
Computer architecture
Visualization tools

Education

Bachelor’s degree or equivalent practical experience
Master’s degree or PhD preferred

Tools

XLA
TPU

Job description

Google is hiring a Software Engineer III for TPU Performance, Hardware and Software Codesign in Sunnyvale, CA. You will bridge ML workloads with TPU hardware, optimizing distributed systems and compiler architectures to improve TPU adoption and performance.

Collaborating with Google Cloud and YouTube teams, you will deliver scalable performance analyses, guide roadmap decisions, and influence the next generation of ML infrastructure. Strong programming and systems knowledge are required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior TPU Performance Co-Design Engineer
Senior TPU Performance Co-Design Engineer

Google • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
TPU Performance Engineer – ML Hardware & Compiler Co-Design
TPU Performance Engineer – ML Hardware & Compiler Co-Design

Google • Sunnyvale (CA)

On-site
USD 150,000 - 210,000
Bonus target
Equity
Benefits
Senior Staff TPU Co-Design Architect
Senior Staff TPU Co-Design Architect

Google Inc. • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Bonus target
Equity
Benefits
Staff TPU Performance Engineer – ML Compiler Optimizations
Staff TPU Performance Engineer – ML Compiler Optimizations

Google Inc. • Sunnyvale (CA)

On-site
USD 207,000 - 300,000
TPU Silicon Validation Engineer — AI/ML Hardware
TPU Silicon Validation Engineer — AI/ML Hardware

Google • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
15% bonus target
Equity
Comprehensive benefits package
Senior TPU ML Performance Engineer
Senior TPU ML Performance Engineer

Google • United States

On-site
USD 174,000 - 252,000
TPU SoC Design Engineer - AI Hardware
TPU SoC Design Engineer - AI Hardware

Google • Sunnyvale (CA)

On-site
USD 116,000 - 166,000
TPU Hardware Design Engineer for AI/ML Acceleration
TPU Hardware Design Engineer for AI/ML Acceleration

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
Senior ML Compiler Engineer for TPU Backends
Senior ML Compiler Engineer for TPU Backends

Google Inc. • Sunnyvale (CA)

On-site
USD 174,000 - 252,000
TPU Hardware Design Engineer — AI Accelerators
TPU Hardware Design Engineer — AI Accelerators

Google • United States

On-site
USD 138,000 - 197,000