Senior STA Signoff Architect for Advanced Nodes

Cadence Design Systems

Seattle (WA)

Sur place

USD 154 000 - 286 000

Plein temps

Il y a 5 jours
Soyez parmi les premiers à postuler

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Avantages offerts par ce poste

401(k) with employer match
Employee stock purchase plan
Medical, dental & vision plans
Paid vacation & holidays

Résumé du poste

Cadence Design Systems in Seattle seeks an experienced Application Engineer Architect (STA SignOff) to lead timing signoff engagements and drive adoption of Cadence's signoff portfolio. You will work with design teams to meet customer success metrics and influence tool enhancements based on real-world needs.

The ideal candidate has 15+ years in IC design implementation and signoff, with deep knowledge of digital design and advanced node STA/ECOs, plus scripting and flow customization skills.

Qualifications

  • 15+ years in IC design implementation and signoff required.
  • BS/MS in Electrical/Computer Engineering or related field.
  • Strong digital design fundamentals and advanced node STA/ECO expertise.
  • Proven ability to lead technical teams and drive customer success.

Responsabilités

  • Lead technical engagements with customers to drive Cadence timing signoff adoption.
  • Collaborate with R&D and Product Engineering to influence tool enhancements.
  • Drive benchmarks, flow optimizations, and deployment of signoff methodologies.
  • Represent Cadence at industry forums and deliver technical talks.

Connaissances

IC design
Signoff experience
Digital design fundamentals
STA & ECOs
Advanced nodes
Scripting
Flow customization
Cadence tools

Formation

Electrical/Computer Engineering degree

Outils

Tempus
Certus
QRC

Description du poste

Cadence Design Systems in Seattle seeks an experienced Application Engineer Architect (STA SignOff) to lead timing signoff engagements and drive adoption of Cadence's signoff portfolio. You will work with design teams to meet customer success metrics and influence tool enhancements based on real-world needs.

The ideal candidate has 15+ years in IC design implementation and signoff, with deep knowledge of digital design and advanced node STA/ECOs, plus scripting and flow customization skills.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior STA Signoff Architect — Lead Timing & Closure
Senior STA Signoff Architect — Lead Timing & Closure

Cadence Design Systems • États-Unis

Sur place
USD 154 000 - 286 000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior Signoff Architect & STA Expert
Senior Signoff Architect & STA Expert

Cadence • Salem (OR)

Sur place
USD 154 000 - 286 000
Paid vacation
Paid holidays
401(k) with employer match
+2
Senior Signoff Applications Engineer - STA & SoC
Senior Signoff Applications Engineer - STA & SoC

Synopsys Inc • Austin (TX)

Sur place
USD 110 000 - 130 000
Comprehensive health benefits
Wellness and financial benefits
Advanced-Node Static Timing & Signoff Engineer
Advanced-Node Static Timing & Signoff Engineer

Central Business Solutions, Inc • San Diego (CA)

Sur place
USD 150 000 - 210 000
Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence • Salem (OR)

Sur place
USD 154 000 - 286 000
Paid vacation
Paid holidays
401(k) with employer match
+2
Principal STA Engineer
Principal STA Engineer

Tessolve • San Jose (CA)

Sur place
USD 170 000 - 240 000
Senior STA Signoff & Timing Methodology Engineer
Senior STA Signoff & Timing Methodology Engineer

NVIDIA • Austin (TX)

Sur place
USD 168 000 - 311 000
Equity
Benefits
Senior SoC Timing Signoff Engineer
Senior SoC Timing Signoff Engineer

Aleron • San Diego (CA)

Sur place
USD 120 000 - 160 000
Supportive team-driven culture
Career growth opportunities
People-first environment
SoC STA Design Engineer - Timing Signoff Lead
SoC STA Design Engineer - Timing Signoff Lead

NXP Semiconductors NV • Austin (TX)

Sur place
USD 120 000 - 150 000
Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence Design Systems • Seattle (WA)

Sur place
USD 154 000 - 286 000
401(k) with employer match
Employee stock purchase plan
Medical, dental & vision plans
+1