Application Engineer Architect (STA SignOff)

Cadence

Salem (OR)

Sur place

USD 154 000 - 286 000

Plein temps

Il y a 5 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Avantages offerts par ce poste

Paid vacation
Paid holidays
401(k) with employer match
Employee stock purchase plan
Medical, dental and vision plan

Résumé du poste

Cadence in Oregon seeks a Senior IC Design Signoff Lead with 15+ years of experience to steer timing signoff across advanced nodes. You will lead technical engagements with customers, collaborate with R&D and Product Engineering, and drive innovative methodologies for Power/Timing closure and STA.

You will represent Cadence at industry events and publish technical papers, while mentoring teams and influencing stakeholders at executive levels.

Qualifications

  • 15+ years of experience in IC design implementation and signoff.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • Deep expertise in digital design fundamentals, STA & ECOs (3nm and below), and EDA tool ecosystems.
  • Core timing signoff expertise, advanced node STA, UPF & constraints debugging, hierarchical & 3DIC design STA and closure solutions.

Responsabilités

  • Lead technical engagements with customers and partners to drive adoption of Cadence signoff portfolio.
  • Partner with R&D and Product Engineering to influence tool enhancements based on customer requirements.
  • Drive benchmarks, flow optimizations, and deployment of timing signoff methods across nodes.
  • Represent Cadence at industry forums and deliver technical papers and presentations.

Connaissances

Tcl scripting
Python scripting
Perl scripting
Leadership
Communication
Negotiation

Formation

BS/MS in Electrical Engineering or Computer Engineering

Outils

Tempus
Certus
QRC

Description du poste

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities
  • Technical Expertise: Lead technical engagements with customers and partners to drive & adoption of Cadence signoff portfolio. Work closely with design teams to meet customer success metrics, guide adoption of Cadence's timing signoff & closure and AgenticAI features across advanced nodes (5nm and below).
  • Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.
  • Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for timing sigoff & closure, STA, IR Drop, and power/timing closure.
  • Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
Qualifications
  • 15+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • Deep expertise in digital design fundamentals, advanced node STA & ECOs (3nm and below), and EDA tool ecosystems.
  • Core timing signoff expertise, advanced node STA, UPF & constraints debugging, hierarchical & 3DIC design STA and closure solutions
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Tempus, Certus, QRC) and competitive solutions highly desirable.

The annual salary range for Washington is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.

  • Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence Design Systems • Seattle (WA)

Sur place
USD 154 000 - 286 000
401(k) with employer match
Employee stock purchase plan
Medical, dental & vision plans
+1
Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence Design Systems • États-Unis

Sur place
USD 154 000 - 286 000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Application Engineer (STA - SignOff)
Principal Application Engineer (STA - SignOff)

Cadence Design Systems • Austin (TX)

Sur place
USD 116 000 - 216 000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence • San Jose (CA)

Sur place
USD 148 000 - 276 000
Bonus potential
Equity options
Medical, dental, and vision plans
+2
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence Design Systems • San Jose (CA)

Sur place
USD 157 500 - 292 500
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
+1
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems • San Jose (CA)

Sur place
USD 148 000 - 276 000
paid vacation and paid holidays
401(k) plan with employer match
employee stock purchase plan
+2
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence • San Jose (CA)

Sur place
USD 157 500 - 292 500
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

Sur place
USD 161 000 - 299 000
Health insurance
401(k) plan with employer match
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

Sur place
USD 140 000 - 260 000
Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

Sur place
USD 140 000 - 260 000