Senior RISC-V ISS Engineer: High-Perf C++ & Co-Sim

Qualcomm

Cupertino (CA)

On-site

USD 167,000 - 251,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. seeks an experienced engineer to build a high-performance RISC-V ISA simulator in C++ for 64-bit processors. You will translate the specification into tested code and verify co-simulation with RTL, contributing to a broad set of verification tools and workflows.

The role spans architecture, software, and verification, emphasizing correctness and performance in a production-grade environment. Familiarity with Linux, GDB/ELF, and simulators is a plus.

Qualifications

  • Bachelor's degree with 4+ years of related hardware/software engineering experience.
  • Master's degree with 3+ years of related experience.
  • PhD with 2+ years of related experience.

Responsibilities

  • Implement the ISA in C++ translating RISC-V specs across extensions.
  • Maintain fetch/decode/execute, memory protection, and privilege logic for correctness.
  • Co-simulation harness with RTL and flag differences one instruction at a time.
  • Write targeted unit tests and compare results against the spec.
  • Contribute to simulator extensions and user-focused tooling.

Skills

Solid C++ skills
Reader of unfamiliar codebases
Processor architecture knowledge
Detail-oriented
Specification-driven

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

QEMU
Spike
gem5
GDB
ELF binaries

Job description

Qualcomm Technologies, Inc. seeks an experienced engineer to build a high-performance RISC-V ISA simulator in C++ for 64-bit processors. You will translate the specification into tested code and verify co-simulation with RTL, contributing to a broad set of verification tools and workflows.

The role spans architecture, software, and verification, emphasizing correctness and performance in a production-grade environment. Familiarity with Linux, GDB/ELF, and simulators is a plus.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RISC-V ISA Simulator Engineer
Senior RISC-V ISA Simulator Engineer

Qualcomm • Cupertino (CA)

On-site
USD 167,000 - 251,000
Senior Software Engineer — RISC-V Instruction Set Simulator (Simulator Engineer)
Senior Software Engineer — RISC-V Instruction Set Simulator (Simulator Engineer)

Qualcomm • Cupertino (CA)

On-site
USD 167,000 - 251,000
Senior Software Engineer — RISC-V Instruction Set Simulator
Senior Software Engineer — RISC-V Instruction Set Simulator

Qualcomm • Cupertino (CA)

On-site
USD 167,000 - 251,000
Senior RISCV CPU Architect & RTL Engineer
Senior RISCV CPU Architect & RTL Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 209,000 - 314,000
RISC-V Verification Engineer - Python & ISA Tooling
RISC-V Verification Engineer - Python & ISA Tooling

Qualcomm • Cupertino (CA), Northern (KY)

Hybrid
USD 167,000 - 251,000
Senior C++ FPGA Emulation Engineer (RISC-V)
Senior C++ FPGA Emulation Engineer (RISC-V)

SiFive, Inc. • Berkeley (CA)

On-site
USD 179,000 - 219,000
Healthcare
Retirement plans
Paid time off
+1
RISC-V Verification Engineer: Test Generator
RISC-V Verification Engineer: Test Generator

Qualcomm • Cupertino (CA)

On-site
USD 167,000 - 251,000
RISCV System RTL Engineer - Power, Debug & Performance
RISCV System RTL Engineer - Power, Debug & Performance

Qualcomm • Santa Clara (CA)

On-site
USD 142,000 - 214,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits
RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Austin (TX)

On-site
USD 167,000 - 251,000
Discretionary bonus program
RSU grants
Comprehensive benefits package
Senior C++ Engineer: FPGA RTL Simulation
Senior C++ Engineer: FPGA RTL Simulation

sifive • Berkeley (CA)

On-site
USD 179,000 - 219,000