Senior Physical Design Engineer — 3nm CPU APR & Signoff

MediaTek Research Lab Inc.

Austin (TX)

On-site

USD 128,600 - 217,200

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance
401(k) plan
Paid time off
Bonus programs

Job summary

MediaTek is seeking a Senior Physical Design Engineer to drive APR and PV signoff for high‑performance CPU cores in 3nm and other node technologies. You will own critical implementation stages—from early PPA evaluation to clock tree design and signoff—delivering silicon‑proven CPU solutions.

You will collaborate with front‑end, STA, IR/EM, and verification teams to close timing, power, and physical design issues, while refining methodologies for quality, scalability, and faster turnaround.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience).
  • Minimum of 5 years of hands‑on experience in physical design implementation (APR) for complex SoCs or IP.
  • Strong scripting skills in Perl, Python, TCL, and Make for flow automation and productivity improvement.
  • Solid understanding of physical design concepts, including floorplanning, placement, CTS, routing, and signoff.
  • Experience with CPU physical implementation is a strong plus.

Responsibilities

  • Perform APR implementation and PV signoff for high‑performance CPU designs in 3nm and other advanced technology nodes.
  • Develop and optimize advanced clock tree structures to meet stringent performance, power, and skew/jitter targets.
  • Conduct early‑stage PPA evaluation and risk assessment to guide architectural and implementation decisions.
  • Collaborate with front‑end design, STA, IR/EM, and verification teams to close timing, power, and physical design issues.
  • Support and enhance design methodologies and flows to improve quality, scalability, and turnaround time.

Skills

Perl scripting
Python scripting
TCL scripting
Make
Communication skills
Teamwork

Education

Bachelor's or Master's in Electrical/Computer Engineering or related

Tools

APR tools
PV signoff tools
Clock tree design tools

Job description

MediaTek is seeking a Senior Physical Design Engineer to drive APR and PV signoff for high‑performance CPU cores in 3nm and other node technologies. You will own critical implementation stages—from early PPA evaluation to clock tree design and signoff—delivering silicon‑proven CPU solutions.

You will collaborate with front‑end, STA, IR/EM, and verification teams to close timing, power, and physical design issues, while refining methodologies for quality, scalability, and faster turnaround.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer – High-Performance CPU, 3nm
Senior Physical Design Engineer – High-Performance CPU, 3nm

MediaTek • Austin (TX)

On-site
USD 128,000 - 218,000
Health insurance
Life and disability insurance
401(k) plan
+2
Senior Physical Design Engineer
Senior Physical Design Engineer

MediaTek Research Lab Inc. • Austin (TX)

On-site
USD 128,000 - 218,000
Health insurance
401(k) plan
Paid time off
+1
Senior Physical Design Engineer
Senior Physical Design Engineer

MediaTek • Austin (TX)

On-site
USD 128,000 - 218,000
Health insurance
Life and disability insurance
401(k) plan
+2
Senior CPU Core Physical Design Engineer
Senior CPU Core Physical Design Engineer

Intel • Hillsboro (OR)

On-site
USD 150,000 - 230,000
Senior CPU Physical Design Engineer: Power & Performance
Senior CPU Physical Design Engineer: Power & Performance

Intel • Austin (TX)

On-site
USD 164,000 - 270,000
Stock bonuses
Health insurance
Retirement plan
+1
Senior STA Engineer — CPU Sign-Off & Margin Expert
Senior STA Engineer — CPU Sign-Off & Margin Expert

MediaTek Research Lab Inc. • Austin (TX)

On-site
USD 152,000 - 218,000
Performance bonus
Health insurance
401K and more
Senior Timing & Sign-Off Engineer, 2nm+
Senior Timing & Sign-Off Engineer, 2nm+

AMD • San Jose (CA)

On-site
USD 180,000 - 230,000
Senior Physical Design Engineer - High-Speed ASICs (5nm/3nm)
Senior Physical Design Engineer - High-Speed ASICs (5nm/3nm)

Lumilens • San Jose (CA)

On-site
USD 180,000 - 240,000
Health insurance
Professional development
Cutting-edge technology access
+2
Senior ASIC PnR & Physical Design Engineer (PPA & Power)
Senior ASIC PnR & Physical Design Engineer (PPA & Power)

Qualcomm • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 210,000
Senior Physical Design Lead — RTL to GDSII, 4nm/3nm
Senior Physical Design Lead — RTL to GDSII, 4nm/3nm

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 179,000 - 286,000
Comprehensive health insurance
401(k) plan
Paid holidays and sick leave
+1