Senior Physical Design Engineer

Broadcom; San Jose (CA); On-site; USD 122,000 - 195,000; Full time

Benefits offered by this job

Discretionary annual bonus

Equity awards

Comprehensive benefits

Job summary

Broadcom in San Jose, CA is seeking a Senior Physical Design Engineer to drive the RTL-to-tapeout flow for advanced AI and PCIe switch products within the APD ASIC group. You will own block- and top-level implementations using Cadence Innovus and collaborate across design, verification, and foundry teams.

Responsibilities include floorplanning, placement, CTS, routing, timing and power optimization on 5nm/3nm nodes, plus signoff preparation with PrimeTime, StarRC, and Calibre.

Qualifications

• Bachelor's or master's degree in electrical or computer engineering or related field.
• 8+ years of hands-on physical design and tapeout experience.
• Experience with advanced nodes (N7/N5/N3) and foundry processes.
• Strong TCL, Python, and Unix scripting for flow automation.

Responsibilities

• Lead block-level and top-level implementation from floorplanning to GDSII stream-out.
• Drive floorplanning, placement, CTS, routing, and timing/power optimization on advanced nodes.
• Perform MCMM STA, SI optimization, and IR/EM-aware signoff using PrimeTime, Voltus, or RedHawk.

Job description

Job Description

Who We Are — Physical Design Team In APD

Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions. We partner with the world’s most innovative technology companies—spanning hyper-scale cloud providers, AI pioneers, and tier-1 networking infrastructure leaders to co-design and manufacture complex, custom ASICs that power the modern digital backbone.

The Physical Design team within APD is the world-class execution engine behind the industry's most advanced custom silicon. We push the limits of silicon technology by combining deep architectural expertise, advanced IP, cutting edge physical design methodologies in 3nm/2nm nodes, and advanced 2.5D/3D chiplet integration to solve the most demanding compute and bandwidth challenges. We transform ultra-complex architectures into fully realized, high-yielding, first-pass silicon success.

Broadcom is searching for an Senior Physical Design Engineer to join the ASIC Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.

Key Responsibilities

• Full-Flow Implementation: Lead block-level and top-level implementation from floorplanning to GDSII stream-out using Cadence Innovus
• Advanced Node Execution: Drive floorplanning, placement, CTS, routing, and timing/power optimization on advanced technology nodes (5nm, 3nm, 2nm) using multi-patterning and complex metal stacks.
• Timing & Power Closure: Perform multi-corner multi-mode (MCMM) static timing analysis (STA), signal integrity (SI) optimization, and power grid optimization (static/dynamic IR-drop, EM) for signoff using PrimeTime, Voltus, or RedHawk.

Qualifications & Requirements

• Education: B.S. or M.S. degree in Electrical Engineering, Computer Engineering, or a related technical field.
• Experience: 8+ years of hands-on physical design experience successfully taping out complex high-frequency, ultra-large-scale networking or AI ASICs.
• Deep Sub-Micron Expertise: Direct experience executing tapeouts in TSMC advanced nodes (N7, N5, N3) or equivalent foundry processes.
• EDA Tool Mastery:
  • P&R: Cadence Innovus
  • Timing/STA: Synopsys PrimeTime or Cadence Tempus
  • Extraction & IR/EM: StarRC / QRC, RedHawk
  • DRC/LVS: Siemens Calibre
• Automation Skills: Advanced TCL, Python, and Unix shell scripting for flow automation and database manipulation.
• Communication: Excellent technical leadership, problem-solving, and cross-functional communication skills.

Preferred Qualifications

• Strong background in high-speed clock network implementation (H-tree, mesh, low-power CTS).
• Experience with power-aware implementation flows (UPF/CPF, multi-voltage domains, clock/power gating).

Compensation And Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

R027511