Senior Mixed-Signal Validation Engineer: Memory Interfaces

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 168,000 - 311,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA in Santa Clara, CA, is seeking an experienced Mixed Signal Design Validation Engineer to lead bring-up and characterization of high-speed memory interfaces (LPDDR, GDDR, HBM) and ensure quality for GPU and AI systems.

You will develop validation plans, run tests across process/voltage/temperature, collaborate with cross-functional teams, and mentor new engineers, while advancing memory technology in NVIDIA's next-generation products.

Qualifications

  • BS degree or equivalent with 8+ years in Electrical/Computer Engineering or related field.
  • Strong experience in silicon bring-up and debugging for high-speed memory interfaces.
  • Deep understanding of memory systems and specifications.
  • In-depth knowledge of mixed-signal circuits, analog and digital, focused on high-speed memory tech.
  • Solid signal integrity and power integrity knowledge.
  • Experience with lab instruments (oscilloscopes, logic analyzers, spectrum analyzers, TDR, phase noise, signal generators, BER testers).
  • Proficient in Python, C or similar; Git and JMP for data analysis and version control.
  • Ability to thrive in a fast-paced, multi-chip bring-up and system validation environment.

Responsibilities

  • Lead creation of validation test plans and scripts for DDR I/O with LPDDR, GDDR, and HBM interfaces.
  • Characterize analog, digital, and mixed-signal blocks under varying process, voltage, temperature.
  • Drive system-level validation to meet high-speed performance and quality metrics.
  • Investigate memory I/O circuit weaknesses and contribute to future architecture improvements.
  • Lead debugging efforts and develop creative solutions to bugs.
  • Validate silicon performance, quality, and margins for memory interfaces.

Skills

Memory interfaces
Python
C
Git
Lab instrumentation
Signal integrity
Power integrity
Team collaboration
Debugging

Education

Electrical Engineering degree

Tools

Git
JMP

Job description

NVIDIA in Santa Clara, CA, is seeking an experienced Mixed Signal Design Validation Engineer to lead bring-up and characterization of high-speed memory interfaces (LPDDR, GDDR, HBM) and ensure quality for GPU and AI systems.

You will develop validation plans, run tests across process/voltage/temperature, collaborate with cross-functional teams, and mentor new engineers, while advancing memory technology in NVIDIA's next-generation products.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Post-Silicon Memory Validation Lead (GDDR/LPDDR/HBM)
Post-Silicon Memory Validation Lead (GDDR/LPDDR/HBM)

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Flexible time off
Continuous learning
Senior Mixed Signal Design Validation Engineer
Senior Mixed Signal Design Validation Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior Mixed-Signal Memory I/O Designer
Senior Mixed-Signal Memory I/O Designer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits package
Memory Subsystem HW Validation Engineer | Equity
Memory Subsystem HW Validation Engineer | Equity

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 108,000 - 213,000
Lead HBM/GDDR Validation Engineer – Memory Subsystem
Lead HBM/GDDR Validation Engineer – Memory Subsystem

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 322,000
Equity
Benefits
Memory Subsystem Validation Engineer - DDR & SI Expert
Memory Subsystem Validation Engineer - DDR & SI Expert

NVIDIA • Santa Clara (CA)

On-site
USD 108,000 - 213,000
Equity
Benefits
Senior Memory Controller Verification Engineer — Equity
Senior Memory Controller Verification Engineer — Equity

NVIDIA • Seattle (WA)

On-site
USD 168,000 - 310,500
Equity
Senior Memory Systems Engineer - DDR/HBM Architect (Equity)
Senior Memory Systems Engineer - DDR/HBM Architect (Equity)

NVIDIA • Santa Clara (CA)

On-site
USD 184,000 - 357,000
Senior Memory Controller Verification Engineer - Equity
Senior Memory Controller Verification Engineer - Equity

NVIDIA • Austin (TX)

On-site
USD 196,000 - 310,500
Equity and benefits
Senior Memory Systems Architect: HBM/LPDDR Bringup
Senior Memory Systems Architect: HBM/LPDDR Bringup

NVIDIA • Town of Texas (WI)

On-site
USD 196,000 - 311,000