Senior Mixed Signal Design Validation Engineer

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 168,000 - 311,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA in Santa Clara, CA, is seeking an experienced Mixed Signal Design Validation Engineer to lead bring-up and characterization of high-speed memory interfaces (LPDDR, GDDR, HBM) and ensure quality for GPU and AI systems.

You will develop validation plans, run tests across process/voltage/temperature, collaborate with cross-functional teams, and mentor new engineers, while advancing memory technology in NVIDIA's next-generation products.

Qualifications

  • BS degree or equivalent with 8+ years in Electrical/Computer Engineering or related field.
  • Strong experience in silicon bring-up and debugging for high-speed memory interfaces.
  • Deep understanding of memory systems and specifications.
  • In-depth knowledge of mixed-signal circuits, analog and digital, focused on high-speed memory tech.
  • Solid signal integrity and power integrity knowledge.
  • Experience with lab instruments (oscilloscopes, logic analyzers, spectrum analyzers, TDR, phase noise, signal generators, BER testers).
  • Proficient in Python, C or similar; Git and JMP for data analysis and version control.
  • Ability to thrive in a fast-paced, multi-chip bring-up and system validation environment.

Responsibilities

  • Lead creation of validation test plans and scripts for DDR I/O with LPDDR, GDDR, and HBM interfaces.
  • Characterize analog, digital, and mixed-signal blocks under varying process, voltage, temperature.
  • Drive system-level validation to meet high-speed performance and quality metrics.
  • Investigate memory I/O circuit weaknesses and contribute to future architecture improvements.
  • Lead debugging efforts and develop creative solutions to bugs.
  • Validate silicon performance, quality, and margins for memory interfaces.

Skills

Memory interfaces
Python
C
Git
Lab instrumentation
Signal integrity
Power integrity
Team collaboration
Debugging

Education

Electrical Engineering degree

Tools

Git
JMP

Job description

NVIDIA's invention of the GPU in 1999 transformed the gaming industry, revolutionized graphics, and sparked the rise of parallel computing. Today, as the driving force behind AI computing, we are leading the charge in creating the technologies that power self-driving cars, robotics, and advanced AI systems. Join us and be at the forefront of technological innovation and equal opportunity company. We are seeking dedicated and hard-working individuals to join NVIDIA team and push the boundaries of what’s possible. We are looking for an experienced Mixed Signal Design Validation Engineer with a strong background in LPDDR, GDDR, and HBM memory technologies.

As part of our high-speed mixed signal circuits team, you will lead the bring-up and characterization of complex interfaces and modules. You will work on validating high-speed I/O systems, focusing on the performance of advanced memory interfaces like LPDDR, GDDR, and HBM, to ensure the highest standards of quality and reliability. This position offers the opportunity to push the boundary of the next generation of memory technologies powering NVIDIA's pioneering GPUs and AI computing platforms.

What You’ll Be Doing:
  • Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with LPDDR, GDDR, and HBM memory interfaces, ensuring all necessary required analog and digital circuits are covered.
  • Conduct thorough characterization of analog, digital, and mixed-signal circuit blocks under varying conditions (process, voltage, temperature) and correlate results with simulations.
  • Drive system-level validation for memory interfaces, ensuring high-speed performance and quality metrics meet the demanding standards required by our GPU and AI systems.
  • Investigation validating Memory I/O circuit to understand circuit weakness paving ways circuit improvement, architecture enhancement in future products.
  • Lead debugging efforts and design creative solutions to resolve unexpected bugs.
  • Validate silicon performance, quality, and margins for refinement of memory interface designs.
  • Develop and implement test scripts to optimize DDR I/O circuit, sub-circuits and overall system performance.
  • Work closely with multi-functional teams, including Mixed signal design, PISI team, hardware, firmware, and Memory qualification engineer, to resolve issues and improve the performance for memory interfaces.
  • Develop and implement tools and scripts to enhance electrical characterization and chip bring-up processes.
  • Mentor and train new engineers on validation practices, encouraging a culture of excellence and continuous improvement.
What We Need to See:
  • A BS degree or equivalent experience with 8 years experience or higher in Electrical Engineering, Computer Engineering, or a related field.
  • Solid experience in silicon bring-up and debugging, particularly for high-speed memory interfaces.
  • Strong understanding of Memory system and specifications.
  • In-depth technical knowledge of mixed-signal circuits, analog, and digital systems, with a specific focus on high-speed memory technologies.
  • Strong knowledge of signal integrity and power integrity.
  • Experience with lab instrumentation, such as oscilloscopes, logic analyzers, spectrum analyzer, TDR, phase noise analyzer, signal generators and BER tester.
  • Strong scripting skills in Python, C, or similar languages, with experience in Git and JMP for version control and data analysis.
  • Ability to work in a fast-paced, dynamic environment that involves multiple-chip bring-ups and system validations.
  • Tight-knit collaboration are required to work effectively with multi-functional teams.
  • Strong problem-solving skills, with a proactive and forward-thinking approach.
Ways to Stand Out from the Crowd:
  • Need strong expertise in measurement theory and the use of test instruments, especially in the context of memory interface validation.
  • Knowledge of other high-speed transceiver performance is a must.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until March 3, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Mixed Signal Design Engineer
Senior Mixed Signal Design Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits package
Mixed Signal Design Validation Engineer
Mixed Signal Design Validation Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Senior Memory Post Silicon Qualification Engineer
Senior Memory Post Silicon Qualification Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Flexible time off
Continuous learning
Hardware Design Validation Engineer - Memory Subsystem
Hardware Design Validation Engineer - Memory Subsystem

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 108,000 - 213,000
Hardware Design Validation Engineer - Memory Subsystem
Hardware Design Validation Engineer - Memory Subsystem

NVIDIA • Santa Clara (CA)

On-site
USD 108,000 - 213,000
Equity
Benefits
Lead Hardware Design Validation Engineer - Memory Subsystem
Lead Hardware Design Validation Engineer - Memory Subsystem

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 322,000
Equity
Benefits
Senior Memory System Engineer
Senior Memory System Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 184,000 - 357,000
Equity
Benefits package
Senior Mixed Signal Design Engineer
Senior Mixed Signal Design Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

NVIDIA • Town of Texas (WI)

On-site
USD 196,000 - 311,000
Senior Memory System Engineer
Senior Memory System Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 184,000 - 357,000