Senior Mask Layout Designer — Submicron CMOS & Cadence Expert

Quest Global

Santa Clara (CA)

On-site

USD 140,000 - 220,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Quest Global is seeking a Senior Mask Layout Design Engineer for an on-site role in Santa Clara, CA. You will collaborate with circuit and mask designers to execute physical layout for digital and mixed-signal circuits in advanced CMOS processes, using Cadence tools.

The role requires 5+ years in layout design, strong knowledge of analog layout, and experience with DRC/LVS tools. Leadership and mentoring of junior designers are valued as part of this growing team.

Qualifications

  • BS in Electrical Engineering or equivalent.
  • 5+ years of hands-on layout design experience.
  • Deep understanding of analog layout concepts in submicron CMOS technologies; Cadence tools experience (Virtuoso).
  • Experience running and debugging DRC/LVS with Dracula, Hercules, Calibre.
  • Leadership experience mentoring junior mask designers and implementing standard processes.

Responsibilities

  • Collaborate with circuit designers and mask designers across disciplines.
  • Perform physical layout for digital and mixed-signal functions in sub-micron CMOS using Cadence tools.
  • Work with ASIC and mixed-signal engineers to integrate designs into VLSI products.
  • Floor planning, custom layout, and verification against rules and schematics.
  • Handle fill, post-processing, DRC mitigation, and foundry interactions.

Skills

Leadership
Teamwork
Interpersonal skills
Scripting
Layout automation
Communication

Education

BS in Electrical Engineering

Tools

Cadence Virtuoso
Dracula
Hercules
Calibre

Job description

Quest Global is seeking a Senior Mask Layout Design Engineer for an on-site role in Santa Clara, CA. You will collaborate with circuit and mask designers to execute physical layout for digital and mixed-signal circuits in advanced CMOS processes, using Cadence tools.

The role requires 5+ years in layout design, strong knowledge of analog layout, and experience with DRC/LVS tools. Leadership and mentoring of junior designers are valued as part of this growing team.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mask Layout Design Engineer
Mask Layout Design Engineer

Quest Global • Santa Clara (CA)

On-site
USD 140,000 - 220,000
Senior Mask & Layout Design Engineer — Submicron CMOS
Senior Mask & Layout Design Engineer — Submicron CMOS

NVIDIA • Oregon

On-site
USD 108,000 - 184,000
Equity
Benefits
On-site Cupertino Mask Layout Architect (AMS/SoC)
On-site Cupertino Mask Layout Architect (AMS/SoC)

Salt Digital Recruitment • Cupertino (CA)

On-site
USD 100,000 - 130,000
Senior Mask Design Engineer – Submicron CMOS, Cadence
Senior Mask Design Engineer – Submicron CMOS, Cadence

NVIDIA • Colorado

On-site
USD 108,000 - 184,000
Equity
Benefits
Senior Mask & Layout Engineer – Interposer Cadence
Senior Mask & Layout Engineer – Interposer Cadence

NVIDIA • Santa Clara (CA)

Hybrid
USD 108,000 - 184,000
Equity
Benefits
Senior CMOS IC Layout & Mask Designer
Senior CMOS IC Layout & Mask Designer

Apple Inc. • Austin (TX)

Hybrid
USD 120,000 - 170,000
Senior Mask Design Engineer — Interposer Layout & Cadence Pro
Senior Mask Design Engineer — Interposer Layout & Cadence Pro

NVIDIA • Colorado

On-site
USD 136,000 - 259,000
Equity
Senior Mask Layout Engineer - Equity & High-Speed
Senior Mask Layout Engineer - Equity & High-Speed

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 132,000 - 236,000
Senior Mask Layout Designer – SRAM/SoC
Senior Mask Layout Designer – SRAM/SoC

Advanced Micro Devices, Inc. • California

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Senior Mask Design Engineer – Silicon Interposer Layout
Senior Mask Design Engineer – Silicon Interposer Layout

NVIDIA • Oregon (WI)

On-site
USD 136,000 - 259,000