Senior Logic Design Engineer – Remote/Hybrid IP & SoC

BlackCube Labs

Colorado

Hybrid

USD 164,470 - 232,190

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive pay
Stock bonuses
Health benefits
Retirement plans
Vacation benefits

Job summary

A leading technology firm in Colorado seeks an IP Logic Design Engineer to design and integrate cutting-edge IP for custom silicon solutions. This role involves work in architecture, formal verification, and creating designs that improve product key performance indicators. The ideal candidate should have a relevant degree and experience in ASIC/SOC and processor architecture. The position offers a competitive compensation package, including a salary ranging between $164,470.00 and $232,190.00 USD, within a hybrid work environment.

Qualifications

  • Bachelor's degree in Computer Science, Electrical Engineering or related field with 3+ years of relevant experience.
  • Master's degree with 2+ years of relevant experience.
  • PhD in the same fields.

Responsibilities

  • Design and/or integrate IP for Intel's Custom Silicon solutions.
  • Work with architecture, design, implementation, formal verification, emulation and validation.
  • Create design to improve product KPIs for discrete graphics products.

Skills

Experience with complex IP/ASIC/SOC Design Implementation
Experience in system and processor architecture
Experience with System Verilog/SOC development environment

Education

Bachelor’s degree in Computer Science, Electrical Engineering, or related field
Master’s degree in the same fields
PhD in the same fields

Tools

Scripting languages (i.e. PERL, TCL, or Python)
Formal Verification

Job description

A leading technology firm in Colorado seeks an IP Logic Design Engineer to design and integrate cutting-edge IP for custom silicon solutions. This role involves work in architecture, formal verification, and creating designs that improve product key performance indicators. The ideal candidate should have a relevant degree and experience in ASIC/SOC and processor architecture. The position offers a competitive compensation package, including a salary ranging between $164,470.00 and $232,190.00 USD, within a hybrid work environment.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

On-site
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2
Principal Logic Design Engineer - San Jose
Principal Logic Design Engineer - San Jose

Cypress HCM • San Francisco (CA)

On-site
USD 180,000 - 240,000
Medical benefits
401K with company match
Employee stock purchase plan
+1
Senior ASIC RTL Design Lead — Remote (US)
Senior ASIC RTL Design Lead — Remote (US)

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
Senior Silicon Engineer: AI-Driven IP & Verification
Senior Silicon Engineer: AI-Driven IP & Verification

Cognichip • Redwood City (CA)

On-site
USD 120,000 - 180,000
Competitive compensation package, including equity participation
Collaborate with a high-caliber team
Work on foundational problems at the intersection of AI and hardware
+1
Senior Staff Digital Design Engineer (Hybrid) IP & Control
Senior Staff Digital Design Engineer (Hybrid) IP & Control

Cirrus Logic, Inc. • Austin (TX)

Hybrid
USD 100,000 - 140,000
RTL Design Engineer — ASIC & IP Integration
RTL Design Engineer — ASIC & IP Integration

Google • Mountain View (CA)

On-site
USD 138,000 - 197,000
Lead Digital IC Design Engineer (Verilog/SystemVerilog)
Lead Digital IC Design Engineer (Verilog/SystemVerilog)

Science • Alameda (CA)

On-site
USD 150,000 - 220,000
Medical insurance
Dental insurance
Vision insurance
+9
Lead ML IP & SoC Design Manager (Silicon)
Lead ML IP & SoC Design Manager (Silicon)

Google • San Diego (CA)

On-site
USD 183,000 - 271,000
Senior IP Physical Design Lead — RTL to GDSII
Senior IP Physical Design Lead — RTL to GDSII

Eliyan • San Francisco (CA)

On-site
USD 130,000 - 180,000
Excellent benefits
Fun work environment
Digital Design Engineer - ASIC
Digital Design Engineer - ASIC

Gyga Force • San Jose (CA)

On-site
USD 120,000 - 160,000
Equity
401(k) w/ 3% Match
Comprehensive medical, dental, vision, and life insurance
+3