Lead Digital IC Design Engineer (Verilog/SystemVerilog)

Science

Alameda (CA)

On-site

USD 150,000 - 220,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical insurance
Dental insurance
Vision insurance
Life insurance
401(k)
Flexible vacation
Company-paid holidays
Healthy meals for non-remote employees
Parental leave
Jury duty leave
Bereavement leave
Family care leave

Job summary

Science is a clinical stage, vertically integrated technology company solving neuroscience’s hardest questions. We seek an experienced lead digital IC designer to develop digital IPs and ASICs for our custom photonic components, collaborating with fabrication, hardware and software teams.

The role is in California with a base salary range of $150,000–$220,000 plus equity and benefits. Ideal candidates have 5+ years of RTL-based design and verification, strong Verilog/SystemVerilog, and a BS in

Qualifications

  • Strong background in CMOS digital IC design
  • Proficient in RTL design capture and verification (Verilog/SystemVerilog)
  • Experience with area/power/timing optimization
  • Familiarity with high-speed interfaces (PLLs/DLLs/SerDes) is a plus
  • Experience delivering digital IPs in silicon products
  • Experience with RTL-to-GDS implementation
  • Open source design flows and open PDKs familiarity
  • Strong scripting skills (Python, TCL, Perl)
  • Demonstrated leadership as a lead digital IC designer
  • BS in Electrical Engineering

Responsibilities

  • Lead design and verification of digital IPs and ASICs for custom photonic components
  • Collaborate with micro-fabrication, electrical engineering, and software teams
  • Optimize area, power and timing for digital blocks
  • Ensure successful RTL-to-GDS implementation using industry standard tools
  • Mentor junior designers and drive technical direction

Skills

Digital IC design
Standard-cell design
Verilog/SystemVerilog
Numeric modeling
RTL design
Digital design optimization
High-speed interfaces
RTL-to-GDS
Open source flows / Open PDKs
Scripting (Python, TCL, Perl)
Leadership

Education

Bachelor of Science in Electrical Engineering
MSc/PhD in digital IC design

Tools

RTL-to-GDS tooling
Open source IC design flows
Python
TCL
Perl

Job description

Science is a clinical stage, vertically integrated technology company solving neuroscience’s hardest questions. We seek an experienced lead digital IC designer to develop digital IPs and ASICs for our custom photonic components, collaborating with fabrication, hardware and software teams.

The role is in California with a base salary range of $150,000–$220,000 plus equity and benefits. Ideal candidates have 5+ years of RTL-based design and verification, strong Verilog/SystemVerilog, and a BS in

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital IC Design Engineer
Digital IC Design Engineer

Science • Alameda (CA)

On-site
USD 150,000 - 220,000
Medical insurance
Dental insurance
Vision insurance
+9
Lead ASIC Design Engineer
Lead ASIC Design Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 143,800 - 230,000
Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)
Digital Design Engineer
Digital Design Engineer

BrainChip • Laguna Hills (CA)

On-site
USD 100,000 - 170,000
Medical insurance
Vision insurance
401(k)
+1
Principal Digital IC Design Engineer
Principal Digital IC Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 140,000 - 210,000
Hybrid/Remote RTL Design Engineer - Verilog & ASIC/SoC
Hybrid/Remote RTL Design Engineer - Verilog & ASIC/SoC

IC Enable • Richardson (TX)

Hybrid
USD 110,000 - 160,000
Senior Digital IC Design & Verification Engineer
Senior Digital IC Design & Verification Engineer

Silanna Semi • San Diego (CA)

On-site
USD 200,000 - 250,000
Comprehensive total rewards package
Discretionary annual bonuses
Support for work-life balance
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock options
Health, dental, vision, 401(k)
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc. • Chandler (AZ)

On-site
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
RTL Design Engineer
RTL Design Engineer

IC Enable • Richardson (TX)

On-site
USD 110,000 - 160,000
Senior Digital ASIC Architect — Lead High-Impact IC Design
Senior Digital ASIC Architect — Lead High-Impact IC Design

Draper • Massachusetts

On-site
USD 82,000 - 220,000
Work-life balance programs
Security clearance support