Lead ML IP & SoC Design Manager (Silicon)

Google

San Diego (CA)

On-site

USD 183,000 - 271,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

A leading tech company in California is seeking an experienced individual to develop custom silicon solutions and manage teams delivering Machine Learning IPs for advanced silicon architectures. Candidates should possess a strong educational background in Electrical Engineering or Computer Science and extensive experience in RTL design and IP development. This full-time role offers a competitive salary range and various benefits, contributing to transformative technology that impacts millions worldwide.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 10 years of experience with RTL design using Verilog/System Verilog.
  • 12 years of experience with IP design for IPs in Machine Learning, Neural Processors, Multimedia or GPUs.

Responsibilities

  • Manage a team that delivers Machine Learning IPs for Google Silicon SoCs.
  • Define microarchitecture details for Machine learning processors and accelerators.
  • Oversee Register-Transfer Level (RTL) development.

Job description

A leading tech company in California is seeking an experienced individual to develop custom silicon solutions and manage teams delivering Machine Learning IPs for advanced silicon architectures. Candidates should possess a strong educational background in Electrical Engineering or Computer Science and extensive experience in RTL design and IP development. This full-time role offers a competitive salary range and various benefits, contributing to transformative technology that impacts millions worldwide.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Silicon ML Engineer: Production-Grade Chip Design AI
Senior Silicon ML Engineer: Production-Grade Chip Design AI

Cognichip • Redwood City (CA)

On-site
USD 120,000 - 160,000
Senior ML IP/SoC Design Engineer
Senior ML IP/SoC Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Applied ML Engineer for VLSI & ASIC Design
Applied ML Engineer for VLSI & ASIC Design

NVIDIA • California (MO)

On-site
USD 116,000 - 219,000
Lead ML Hardware Architect for AR/VR SoCs
Lead ML Hardware Architect for AR/VR SoCs

NLP PEOPLE • Sunnyvale (CA)

On-site
USD 212,000 - 294,000
Equity
Comprehensive benefits package
Annual bonus
Sr. Staff AI Engineer, Silicon Design
Sr. Staff AI Engineer, Silicon Design

Cognichip • Redwood City (CA)

On-site
USD 150,000 - 200,000
ML Research Engineer — HW Co-Design for Real-Time AI
ML Research Engineer — HW Co-Design for Real-Time AI

Etched • Cupertino (CA)

On-site
USD 120,000 - 160,000
Housing subsidy of $2,000/month
Daily lunch and dinner in the office
Relocation support for Cupertino
Staff TPU Design Manager, Silicon
Staff TPU Design Manager, Silicon

Google • San Diego (CA)

On-site
USD 183,000 - 271,000
Senior Silicon Engineer: AI-Driven IP & Verification
Senior Silicon Engineer: AI-Driven IP & Verification

Cognichip • Redwood City (CA)

On-site
USD 120,000 - 180,000
Director of AI Silicon Design & SoC Architecture (Remote)
Director of AI Silicon Design & SoC Architecture (Remote)

Axelera AI • Indiana (PA)

Hybrid
USD 150,000 - 200,000
Lead ML Hardware Architect for AR/VR SoCs
Lead ML Hardware Architect for AR/VR SoCs

Meta • Sunnyvale (CA)

On-site
USD 212,000 - 294,000
Bonus
Equity
Benefits