Senior Layout Engineer II – Semiconductors

Microchip Technology Inc.

San Jose (CA)

On-site

USD 70,000 - 205,000

Full time

7 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive base pay
Restricted stock units
Quarterly bonus payments
Health benefits start day one
Retirement savings plans
ESPP program

Job summary

Microchip Technology Inc. is seeking a Senior Engineer II-Layout in California to lead highly complex semiconductor layout work, including floorplanning, device placement, routing, extraction, and verification.

You will collaborate with circuit design, CAD, and manufacturing teams to ensure robust physical implementation and design-closure. The role requires 7.5–10 years of experience in semiconductor layout and related areas, a strong problem-solving mindset, and the ability to work across

Qualifications

  • Bachelor's degree in Electrical, Electronics, Computer Engineering, Physics, or related field.
  • 7.5–10 years in semiconductor layout, custom physical design, analog/digital/mixed-signal/SoC layout, floorplanning, routing, extraction, or related area.

Responsibilities

  • Define and execute complex layout architectures, floorplans, device structures, interconnect, power distribution, matching, shielding, extraction, and verification within scope.

Skills

Semiconductor layout
Floorplanning
Device placement
Routing
Physical verification
Extraction
Analytical thinking
Cross-functional collaboration

Education

Bachelor's degree in Electrical/Electronics/Computer Engineering or related field

Tools

Layout/physical-design tools
Scripting/automation

Job description

Microchip Technology Inc. is seeking a Senior Engineer II-Layout in California to lead highly complex semiconductor layout work, including floorplanning, device placement, routing, extraction, and verification.

You will collaborate with circuit design, CAD, and manufacturing teams to ensure robust physical implementation and design-closure. The role requires 7.5–10 years of experience in semiconductor layout and related areas, a strong problem-solving mindset, and the ability to work across

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Layout Engineer II: Lead Complex SoC Design
Senior Layout Engineer II: Lead Complex SoC Design

Microchip Technology • San Jose (CA)

On-site
USD 150,000 - 230,000
Senior Engineer II - Layout
Senior Engineer II - Layout

Microchip Technology • San Jose (CA)

On-site
USD 150,000 - 230,000
Senior Semiconductor Layout Designer
Senior Semiconductor Layout Designer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 97,000 - 194,000
Senior Engineer II - Layout
Senior Engineer II - Layout

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 205,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Lead IC Layout Designer
Lead IC Layout Designer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 97,000 - 194,000
Medical, dental, vision plans
Paid time off
Paid holidays
+1
Senior Semiconductor Layout Engineer — Lead Design & Compliance
Senior Semiconductor Layout Engineer — Lead Design & Compliance

Ssoe Group • Scottsdale (AZ)

On-site
USD 90,000 - 140,000
Health, dental, and vision insurance
401K with company matching
Paid time off and holidays
Senior Layout Design Engineer – Top‑Level Chip Planning Lead
Senior Layout Design Engineer – Top‑Level Chip Planning Lead

SiTime Corporation • United States

Remote
USD 150,000 - 190,000
Quarterly bonus
Equity grants
Senior Layout Designer for Semiconductor & High-Tech
Senior Layout Designer for Semiconductor & High-Tech

Ssoe Group • Austin (TX)

On-site
USD 90,000 - 140,000
Health, dental, and vision insurance
Life insurance
401K retirement savings plan (with公司匹配
+2
Senior Semiconductor Layout Designer - Lead Blocks
Senior Semiconductor Layout Designer - Lead Blocks

Micron Technology, Inc. • San Jose (CA)

On-site
USD 97,000 - 194,000
Medical/Dental/Vision plans
Paid time off
Paid holidays
+1
Senior IC Layout Engineer – Next-Gen Silicon & PPA
Senior IC Layout Engineer – Next-Gen Silicon & PPA

Encore Semi, Inc. • Sunnyvale (CA)

On-site
USD 90,000 - 110,000
15 days PTO
10 holidays
Medical benefits
+4