Senior Layout Engineer II: Lead Complex SoC Design

Microchip Technology

San Jose (CA)

On-site

USD 150,000 - 230,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Microchip Technology Inc. is seeking a Senior Engineer II-Layout to join the Layout Engineering team in San Jose. You will handle highly complex semiconductor layouts, integration, extraction, verification, manufacturability, reliability, and design-closure challenges.

Ideal candidates have 7.5–10 years in custom physical design, analog/digital/mixed-signal, memory, IO, ASIC or SoC layout, and strong problem-solving and cross-functional collaboration skills.

Qualifications

  • Bachelor's degree in Electrical, Electronics, Computer Engineering, or Physics.
  • 7.5–10 years of semiconductor layout or SoC/ASIC layout experience.
  • Experience in floorplanning, device placement, routing, extraction, and physical verification.
  • Ability to work with complex design rules and cross-functional teams.

Responsibilities

  • Define and execute complex layout architectures, floorplans, and interconnect strategies.
  • Coordinate cross-functional technical decisions and ensure layout closure.
  • Review floorplans, layouts, and extracted results for release evidence.
  • Provide advanced technical guidance while maintaining qualified authority.

Skills

Layout design
Floorplanning
Device placement
Routing
Extraction
Physical verification
DRC/LVS/ERC
Root-cause analysis
Cross-functional collaboration
Signal integrity

Education

Bachelor's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Physics

Tools

Cadence
Synopsys
Mentor Graphics

Job description

Microchip Technology Inc. is seeking a Senior Engineer II-Layout to join the Layout Engineering team in San Jose. You will handle highly complex semiconductor layouts, integration, extraction, verification, manufacturability, reliability, and design-closure challenges.

Ideal candidates have 7.5–10 years in custom physical design, analog/digital/mixed-signal, memory, IO, ASIC or SoC layout, and strong problem-solving and cross-functional collaboration skills.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Layout Engineer II – Semiconductors
Senior Layout Engineer II – Semiconductors

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 205,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Senior Engineer II - Layout
Senior Engineer II - Layout

Microchip Technology • San Jose (CA)

On-site
USD 150,000 - 230,000
Senior Semiconductor Layout Designer
Senior Semiconductor Layout Designer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 97,000 - 194,000
Senior Engineer II - Layout
Senior Engineer II - Layout

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 205,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Senior Semiconductor Layout Engineer — Lead Design & Compliance
Senior Semiconductor Layout Engineer — Lead Design & Compliance

Ssoe Group • Scottsdale (AZ)

On-site
USD 90,000 - 140,000
Health, dental, and vision insurance
401K with company matching
Paid time off and holidays
Lead IC Layout Designer
Lead IC Layout Designer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 97,000 - 194,000
Medical, dental, vision plans
Paid time off
Paid holidays
+1
Senior Layout Design Engineer – Top‑Level Chip Planning Lead
Senior Layout Design Engineer – Top‑Level Chip Planning Lead

SiTime Corporation • United States

Remote
USD 150,000 - 190,000
Quarterly bonus
Equity grants
Senior Layout Designer for Semiconductor & High-Tech
Senior Layout Designer for Semiconductor & High-Tech

Ssoe Group • Austin (TX)

On-site
USD 90,000 - 140,000
Health, dental, and vision insurance
Life insurance
401K retirement savings plan (with公司匹配
+2
Senior IC Layout Engineer – SerDes & Mixed-Signal
Senior IC Layout Engineer – SerDes & Mixed-Signal

Anysilicon • San Jose (CA)

Hybrid
USD 130,000 - 190,000
Senior Layout Design Engineer - 3nm Analog/Digital
Senior Layout Design Engineer - 3nm Analog/Digital

Ampere • Santa Clara (CA)

On-site
USD 182,000 - 273,000
Premium medical insurance
401(k) retirement plan
Unlimited flextime