Senior FPGA Systems Validation Engineer

Microchip

San Jose (CA)

On-site

USD 70,304 - 143,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Wellness & medical benefits
Restricted stock grant
Employee stock purchase plan
Tuition reimbursement
401(k) retirement savings plan
Paid time off

Job summary

Microchip Technology Inc. in San Jose, CA, seeks a Senior Technical Staff Engineer - Validation (System Design) to lead FPGA-based system design, lab bring-up, and validation of partial reconfiguration use cases.

You will drive architecture, create FPGA designs, and define validation plans for new silicon products in a cross-functional environment. The candidate will write Verilog/VHDL, utilize ModelSim and Synplicity, and mentor engineers while interfacing with teams in multiple time zones.

Qualifications

  • Bachelor-level or higher in electrical/computer engineering or equivalent with 15+ years of experience in FPGA/system design.
  • Experience with RTL coding in Verilog and VHDL is required.
  • Strong hardware architecture and lab bring-up, validation, and debug skills.
  • Knowledge of high-speed serial interfaces and PCI/USB familiarity is preferred.
  • Ability to mentor engineers and coordinate cross-team activities.

Responsibilities

  • Lead lab bring-up and validation of FPGA-based designs and partial reconfiguration use cases.
  • Define architecture and FPGA design creation leveraging IP cores for Microchip products.
  • Develop system- and product-level validation plans and manage execution, dependencies, and risk.
  • Provide technical guidance and mentorship to senior and junior engineers.
  • Collaborate with cross-functional teams to resolve interdependencies and improve processes.

Skills

Verilog
VHDL
C/C++
System design
FPGA prototype emulation
Lab debugging
English communication

Education

BSEE / BSCS or equivalent
MSEE / MSCS preferred

Tools

ModelSim
Synplicity
Spirent Test Center

Job description

Microchip Technology Inc. in San Jose, CA, seeks a Senior Technical Staff Engineer - Validation (System Design) to lead FPGA-based system design, lab bring-up, and validation of partial reconfiguration use cases.

You will drive architecture, create FPGA designs, and define validation plans for new silicon products in a cross-functional environment. The candidate will write Verilog/VHDL, utilize ModelSim and Synplicity, and mentor engineers while interfacing with teams in multiple time zones.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA System Validation & Design Engineer
Senior FPGA System Validation & Design Engineer

Microchip • California (MO)

On-site
USD 70,000 - 143,000
Medical benefits
401K
RSU
+1
Senior FPGA Systems Engineer – Validation & Lab Bringup
Senior FPGA Systems Engineer – Validation & Lab Bringup

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior FPGA Systems Lead – Validation & RTL/Verilog
Senior FPGA Systems Lead – Validation & RTL/Verilog

Microchip Technology Inc • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Quarterly bonus payments
Retirement savings plans
+1
Senior System Validation Engineer, SoCs & Data Centers
Senior System Validation Engineer, SoCs & Data Centers

Microchip Technology • Roseville (CA)

On-site
CAD 120,000 - 180,000
Senior Systems Validation Engineer: SoC & AI Testing
Senior Systems Validation Engineer: SoC & AI Testing

FHLB Des Moines • Roseville (CA)

On-site
USD 75,000 - 232,000
Senior System Validation Engineer: SoC & AI Testing
Senior System Validation Engineer: SoC & AI Testing

FHLB Des Moines • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits from day one
Retirement savings plan
Employee stock purchase plan (ESPP)
Senior SoC Validation Engineer, Data Center Tech
Senior SoC Validation Engineer, Data Center Tech

Microchip Technology Inc. • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits day one
ESPP program with 2-year look back
Retirement savings plan
Principal Systems Validation Engineer - SoC & AI-Driven
Principal Systems Validation Engineer - SoC & AI-Driven

Microchip Technology • Roseville (CA)

On-site
CAD 120,000 - 190,000
Senior FPGA/SoC Design Engineer
Senior FPGA/SoC Design Engineer

Microchip Technology Inc. • Hauppauge (NY)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP program
Retirement plan
Senior Technical Staff Engineer - Validation (System Design)
Senior Technical Staff Engineer - Validation (System Design)

Microchip Technology Inc • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Quarterly bonus payments
Retirement savings plans
+1