Senior FPGA & SoC Verification Engineer

Microchip Technology Inc

Austin (TX)

On-site

USD 91,000 - 232,000

Full time

13 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health benefits starting day one

Job summary

Microchip Technology Inc is seeking an experienced verification engineer in Chandler, AZ to verify next-gen secure FPGA devices. Lead and develop UVM-based environments, collaborate with architecture, emulation, and hardware teams, and mentor junior engineers to ensure first-silicon success.

The role requires 12.5+ years in SoC verification, SystemVerilog/UVM expertise, and proficiency with AI/ML-driven EDA tools.

Qualifications

  • 12.5+ years in functional verification of complex SoC designs
  • Expertise in System Verilog, UVM and formal verification methodologies
  • Proven experience in methodology development and tool automation
  • Familiarity with AI/ML-driven EDA tools and scripting for flow integration
  • Good understanding of SoC architectures - ARM/RISC-V
  • Expertise in at least two domains/peripherals (CPU subsystems, PCIe, DDR, MIPI, Ethernet, USB, security IPs)
  • Exposure to emulation, hardware prototyping and post-silicon debug
  • Software & scripting: Python, TCL/TK, C/C++ for automation
  • Excellent debug skills and ability to work with global teams

Responsibilities

  • Verification of complex subsystems and SoCs using constrained random, formal and C-based verification
  • Develop and maintain reusable UVM-based test benches and environments
  • Involve in RTL, power-aware and gate-level verification
  • Contribute to quality and productivity using AI/ML-enabled verification methodologies
  • Collaborate with emulation and hardware prototyping teams to define unified verification methodology
  • Collaborate with architecture and design teams to ensure first-silicon success
  • Mentor junior team members

Skills

SystemVerilog
UVM
RTL verification
AI/ML-driven EDA tools
Python
C/C++
Script automation
Git
Perforce
SVN

Education

BS or MS in Electrical/Electronic Engineering

Tools

Siemens
Cadence
Synopsys
Git
Perforce
svn

Job description

Microchip Technology Inc is seeking an experienced verification engineer in Chandler, AZ to verify next-gen secure FPGA devices. Lead and develop UVM-based environments, collaborate with architecture, emulation, and hardware teams, and mentor junior engineers to ensure first-silicon success.

The role requires 12.5+ years in SoC verification, SystemVerilog/UVM expertise, and proficiency with AI/ML-driven EDA tools.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Verification Engineer, SoC & FPGA
Senior Verification Engineer, SoC & FPGA

Microchip • Town of Montana (WI)

On-site
USD 91,000 - 232,000
Senior Verification Engineer - SoC/FPGA & AI-Driven Tools
Senior Verification Engineer - SoC/FPGA & AI-Driven Tools

FHLB Des Moines • Chandler (AZ), Northern (KY)

Hybrid
USD 91,000 - 232,000
Senior Verification Engineer - SoC/FPGA AI-Driven
Senior Verification Engineer - SoC/FPGA AI-Driven

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip • Town of Montana (WI)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc • Austin (TX)

On-site
USD 91,000 - 232,000
Health benefits starting day one
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

FHLB Des Moines • Chandler (AZ), Northern (KY)

Hybrid
USD 91,000 - 232,000
SoC Verification Lead: 32-bit MCU, UVM & Formal
SoC Verification Lead: 32-bit MCU, UVM & Formal

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 247,000
Health benefits from day one
ESPP with 2-year look-back
RSUs
+1
Senior FPGA/SoC Design Engineer
Senior FPGA/SoC Design Engineer

Microchip Technology Inc. • Hauppauge (NY)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP program
Retirement plan
Senior RTL Engineer – AI-Enhanced Verification
Senior RTL Engineer – AI-Enhanced Verification

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 110,000 - 150,000