Senior FPGA & RTL Engineer for HAPS Prototyping

Synopsys Inc

Sunnyvale (CA)

On-site

USD 120,000 - 160,000

Full time

26 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys Inc. seeks an experienced FPGA/RTL engineer to advance HAPS prototyping platforms, enabling real customer designs to run before silicon.

You will own RTL modification, synthesis, timing closure, and hardware validation on AMD/Xilinx devices, while collaborating with hardware, software, and manufacturing teams. You will build production-ready test frameworks, automate high-speed interfaces, perform PRBS testing, and analyze eye diagrams to ensure robust prototypes for customer validation

Qualifications

  • 10+ years of FPGA and RTL design experience.
  • Expert-level proficiency in SystemVerilog and Verilog for RTL design.
  • Strong programming skills in C/C++ and Python with production-quality software experience.
  • Experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure.

Responsibilities

  • Develop FPGA-optimized implementations for HAPS platforms, addressing capacity limits and timing closures.
  • Own the full FPGA development cycle from RTL modification through synthesis and hardware validation.
  • Drive board and system bring-up for HAPS prototyping hardware and perform debugging on complex RTL issues.
  • Develop production-ready test frameworks and automation tools using Python and C/C++.
  • Build and maintain multi-FPGA solutions including partitioning strategies and inter-FPGA protocols.
  • Collaborate across architecture, hardware, software, manufacturing and verification teams.

Skills

SystemVerilog
RTL design
Python scripting
C/C++
Vivado flow
Xilinx tools
Clock domain crossing
Debugging hardware

Education

Bachelor’s or Master’s in Electrical/Computer Engineering

Tools

Oscilloscope
Logic Analyzer
Protocol Analyzer
Spectrum Analyzer
Vivado

Job description

Synopsys Inc. seeks an experienced FPGA/RTL engineer to advance HAPS prototyping platforms, enabling real customer designs to run before silicon.

You will own RTL modification, synthesis, timing closure, and hardware validation on AMD/Xilinx devices, while collaborating with hardware, software, and manufacturing teams. You will build production-ready test frameworks, automate high-speed interfaces, perform PRBS testing, and analyze eye diagrams to ensure robust prototypes for customer validation

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA R&D Engineer – HAPS Prototyping
Senior FPGA R&D Engineer – HAPS Prototyping

Synopsys, Inc. • Sunnyvale (CA)

Hybrid
USD 180,000 - 260,000
Sr Staff R&D Engineer
Sr Staff R&D Engineer

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 260,000
Sr Staff R&D Engineer
Sr Staff R&D Engineer

Synopsys Inc • Sunnyvale (CA)

On-site
USD 120,000 - 160,000
Senior FPGA Prototyping Engineer
Senior FPGA Prototyping Engineer

Prodapt ASIC services (Formerly Innovative Logic) • San Francisco (CA)

Hybrid
USD 120,000 - 180,000
Benefits
PTO
401k options
Pre-Sales FPGA Prototyping Architect
Pre-Sales FPGA Prototyping Architect

Synopsys Inc • Sunnyvale (CA)

On-site
USD 140,000 - 210,000
FPGA Prototyping Lead & Platform Architect
FPGA Prototyping Lead & Platform Architect

AMD • United States

On-site
USD 150,000 - 210,000
AMD benefits overview
FPGA Prototyping Lead & Platform Architect
FPGA Prototyping Lead & Platform Architect

AMD • San Jose (CA)

On-site
USD 180,000 - 260,000
FPGA Prototyping / Emulation Engineer
FPGA Prototyping / Emulation Engineer

Mirafra Technologies • San Francisco (CA)

On-site
USD 140,000 - 190,000
Emulation Engineer - Hardware Prototyping (HAPS)
Emulation Engineer - Hardware Prototyping (HAPS)

Etched • San Jose (CA)

On-site
USD 180,000 - 240,000
Applications Engineering, Architect
Applications Engineering, Architect

Synopsys Inc • Sunnyvale (CA)

On-site
USD 140,000 - 210,000