Staff FPGA Prototyping Engineer for HAPS & ProtoCompiler

Synopsys Inc

United States

On-site

USD 120,000 - 160,000

Full time

10 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Synopsys Inc. is seeking an experienced Applications Engineer for FPGA-based prototyping using HAPS and ProtoCompiler. You will partner with customer teams to enable design bring-up, partitioning, timing closure, and hardware verification on real SoCs.

You will debug interfaces like PCIe, DDR, Ethernet, and AXI, analyze RTL and timing reports, and develop repeatable bring-up methodologies. Collaboration with R&D, Sales, and Success teams helps customers achieve on-schedule hardware milestones

Qualifications

  • Experience with FPGA synthesis, place-and-route, and timing closure.
  • Debug designs using logs, timing reports, and RTL analysis.
  • Develop and document partitioning strategies and bring-up procedures.
  • Collaborate with R&D to reproduce issues and deliver solutions.
  • Work with interface IP such as PCIe, DDR, Ethernet, or AXI.

Responsibilities

  • Support customer deployments of HAPS and ProtoCompiler across FPGA-based prototyping.
  • Debug customer designs involving DDR4/DDR5, PCIe, Ethernet, AXI, and other interfaces.
  • Reproduce issues and work with R&D to identify root causes and workarounds.
  • Develop methodologies for partitioning, clock architecture, and bring-up procedures.
  • Assist sales and engineering teams in technical evaluations and deployment planning.

Skills

FPGA implementation
ASIC design
FPGA prototyping
SystemVerilog
RTL design
PCIe
DDR
Ethernet
AXI
Scripting (Python/Tcl)
ProtoCompiler
HAPS

Education

Bachelor's or Master's in Electrical Engineering

Tools

Xilinx Vivado
Intel Quartus
Verdi
ProtoCompiler
Synopsys HAPS

Job description

Synopsys Inc. is seeking an experienced Applications Engineer for FPGA-based prototyping using HAPS and ProtoCompiler. You will partner with customer teams to enable design bring-up, partitioning, timing closure, and hardware verification on real SoCs.

You will debug interfaces like PCIe, DDR, Ethernet, and AXI, analyze RTL and timing reports, and develop repeatable bring-up methodologies. Collaboration with R&D, Sales, and Success teams helps customers achieve on-schedule hardware milestones

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff FPGA & ASIC Prototyping Applications Engineer
Staff FPGA & ASIC Prototyping Applications Engineer

Synopsys, Inc. • California (MO)

On-site
USD 120,000 - 180,000
Health benefits
FPGA & ASIC Prototyping Applications Engineer
FPGA & ASIC Prototyping Applications Engineer

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 210,000
Senior FPGA/ASIC Prototyping Applications Engineer
Senior FPGA/ASIC Prototyping Applications Engineer

Synopsys • Mountain View (CA)

On-site
USD 140,000 - 190,000
FPGA Prototyping Applications Engineer
FPGA Prototyping Applications Engineer

Synopsys Inc • Sunnyvale (CA)

On-site
USD 150,000 - 190,000
Senior FPGA Prototyping Architect
Senior FPGA Prototyping Architect

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Senior FPGA Prototyping & Pre-Sales Engineer
Senior FPGA Prototyping & Pre-Sales Engineer

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 90,000 - 130,000
Senior FPGA Prototyping Engineer (HAPS & Multi-FPGA)
Senior FPGA Prototyping Engineer (HAPS & Multi-FPGA)

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 210,000
Senior FPGA & RTL Engineer for HAPS Prototyping
Senior FPGA & RTL Engineer for HAPS Prototyping

Synopsys Inc • Sunnyvale (CA)

On-site
USD 120,000 - 160,000
Senior FPGA R&D Engineer – HAPS Prototyping
Senior FPGA R&D Engineer – HAPS Prototyping

Synopsys, Inc. • Sunnyvale (CA)

Hybrid
USD 180,000 - 260,000
Senior FPGA Prototyping & ProtoCompiler Lead
Senior FPGA Prototyping & ProtoCompiler Lead

Synopsys Inc • Sunnyvale (CA)

On-site
USD 150,000 - 230,000