Senior FPGA/ASIC Verification Architect (Secret Clearance)

RTX

Fort Wayne (IN)

On-site

USD 108,000 - 205,000

Full time

9 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical insurance
Dental insurance
Vision insurance
Three weeks vacation
401(k) with match

Job summary

RTX is seeking an experienced Principal Electrical or Computer Engineer to lead design, implementation, and verification of advanced testbenches for high-performance digital ASICs and FPGAs in Fort Wayne, IN. Onsite role with top-tier security clearance requirements and a strong emphasis on RTL verification leadership.

The candidate will drive signal processing and information assurance technologies for Mission Systems, mentor junior engineers, and contribute to program pursuits while

Qualifications

  • Degree in Science, Technology, Engineering or Mathematics (STEM) with 8+ years of experience or an advanced degree with 5+ years experience.
  • Active and transferable U.S. government security clearance is required before start date.
  • U.S. citizenship required for eligibility for the security clearance.
  • Experience developing and simulating RTL designs with VHDL/Verilog in FPGA/ASIC environments.
  • Proven ability to design, implement, and verify RTL testbenches using VHDL and SystemVerilog.
  • Experience with revision control systems like Git or Subversion.

Responsibilities

  • Lead design, implementation, and verification of testbenches for RTL blocks.
  • Develop verification environments using SystemVerilog and VVM/OVM/UVM.
  • Create test plans, test cases, and coverage tracking.
  • Suggest new tools and practices to improve ASIC/FPGA verification flows.
  • Provide technical leadership and coordinate verification teams.

Skills

SystemVerilog
OVM/UVM
RTL design
VHDL
Verilog
FPGA/ASIC verification
Version control
Team leadership

Education

STEM degree
Advanced degree

Tools

QuestaSim
Synplify
Quartus
Vivado
Git
Subversion

Job description

RTX is seeking an experienced Principal Electrical or Computer Engineer to lead design, implementation, and verification of advanced testbenches for high-performance digital ASICs and FPGAs in Fort Wayne, IN. Onsite role with top-tier security clearance requirements and a strong emphasis on RTL verification leadership.

The candidate will drive signal processing and information assurance technologies for Mission Systems, mentor junior engineers, and contribute to program pursuits while

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA/ASIC Verification Engineer - Onsite Fort Wayne
Senior FPGA/ASIC Verification Engineer - Onsite Fort Wayne

Prattwhitney • United States

On-site
USD 108,000 - 205,000
Medical, dental, and vision insurance
Three weeks of vacation
Generous 401(k) with matching and nest
+6
Senior Principal FPGA/ASIC Engineer — Onsite, Secret Clearance
Senior Principal FPGA/ASIC Engineer — Onsite, Secret Clearance

RTX (Raytheon) • El Segundo (CA)

On-site
USD 190,000 - 240,000
Medical insurance
Three weeks vacation
Generous 401(k) with company match
+7
Principal FPGA/ASIC Verification Engineer (Secret Clearance)
Principal FPGA/ASIC Verification Engineer (Secret Clearance)

RTX (Raytheon) • El Segundo (CA)

On-site
USD 120,000 - 180,000
Medical, dental, and vision insurance
Three weeks vacation
401(k) with employer matching
+5
Senior ASIC/FPGA Verification Engineer - Defense V&V Leader
Senior ASIC/FPGA Verification Engineer - Defense V&V Leader

Prattwhitney • United States

On-site
USD 87,000 - 165,000
Health insurance
Tuition reimbursement
Student Loan Repayment
+1
Senior ASIC/FPGA Verification Architect
Senior ASIC/FPGA Verification Architect

Anysilicon • El Segundo (CA)

Hybrid
USD 140,000 - 200,000
Onsite Senior FPGA/ASIC Engineer - Impactful Verification
Onsite Senior FPGA/ASIC Engineer - Impactful Verification

RTX • El Segundo (CA)

On-site
USD 146,000 - 277,000
Medical, dental, and vision insurance
Three weeks of vacation
401(k) plan with matching funds
+5
Security-Cleared FPGA/ASIC Engineer II (RTL)
Security-Cleared FPGA/ASIC Engineer II (RTL)

Prattwhitney • Fort Wayne (IN)

On-site
USD 69,000 - 131,000
Medical, dental, and vision insurance
Three weeks vacation
Generous 401(k) plan with employer 401
+1
Principal ASIC/FPGA Verification Engineer [Onsite]
Principal ASIC/FPGA Verification Engineer [Onsite]

Anysilicon • El Segundo (CA)

On-site
USD 140,000 - 200,000
FPGA Design Engineer I - Onsite, DoD Secret Clearance
FPGA Design Engineer I - Onsite, DoD Secret Clearance

Raytheon • Fort Wayne (IN)

On-site
USD 57,000 - 109,000
Relocation Eligibility
FPGA Verification Engineer II: RTL & Testbench Expert
FPGA Verification Engineer II: RTL & Testbench Expert

RTX • Fort Wayne (IN)

On-site
USD 69,000 - 131,000
Medical, dental, and vision insurance
Three weeks of vacation for newly hire
Generous 401(k) with matching
+5