Senior Flip-Chip Packaging Engineer, 2.5D/3D

Conductor

Austin, Boston, San Francisco (TX, MA, CA)

Hybrid

USD 110,000 - 170,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Conductor seeks experienced engineers to contribute to flip chip package development and assembly for advanced semiconductor devices (2.5D/3D/chiplet/fan-out/flip-chip). This role covers bump metallurgy, substrate integration, reflow, underfill, reliability, and cross-functional support for package and system productization.

Responsibilities include developing attach processes, defining bump stacks, enabling die-to-substrate integration, and mitigating risks such as warpage and voiding.

Qualifications

  • Experience in flip chip packaging and assembly processes for high-performance packages.
  • Knowledge of bumping technologies (solder bumps, Cu pillar, micro-bumps).
  • Hands-on reliability testing and failure analysis techniques.

Responsibilities

  • Develop and optimize flip chip attach processes including bump formation, placement, reflow, and underfill for high-performance semiconductor packages.
  • Define and manage bump metallurgy stacks (e.g., Cu pillar, SnAg, micro-bumps) and substrate pad finishes for robust interconnect performance.
  • Drive package integration from die to substrate, ensuring alignment, coplanarity, and yield optimization.
  • Evaluate and mitigate assembly risks including warpage, non-wet opens, voiding, head-in-pillow, and interconnect defects.
  • Collaborate with substrate vendors, OSATs, and internal teams to define design rules (pad pitch, bump pitch, keep-outs, stack-ups).
  • Lead process development for reflow profiles, flux selection, cleaning, and underfill dispense/cure.
  • Perform root cause analysis of assembly and reliability failures using cross-sectioning, SEM, CSAM, and other failure analysis techniques.

Skills

Flip chip packaging
Bumping technologies
Failure analysis
Cross-functional collaboration
Process development
Reliability testing

Education

B.S. in Electrical Engineering

Tools

SEM
CSAM
Cross-sectioning

Job description

Conductor seeks experienced engineers to contribute to flip chip package development and assembly for advanced semiconductor devices (2.5D/3D/chiplet/fan-out/flip-chip). This role covers bump metallurgy, substrate integration, reflow, underfill, reliability, and cross-functional support for package and system productization.

Responsibilities include developing attach processes, defining bump stacks, enabling die-to-substrate integration, and mitigating risks such as warpage and voiding.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Packaging Engineer- Flip Chip
Packaging Engineer- Flip Chip

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 110,000 - 170,000
Advanced Packaging Research Engineer (Chiplets & 3DIC)
Advanced Packaging Research Engineer (Chiplets & 3DIC)

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 122,000 - 232,000
Health benefits
Stock bonuses
Hybrid work model
+1
Lead Scientist - Advanced Packaging & Chiplet Integration
Lead Scientist - Advanced Packaging & Chiplet Integration

A*STAR Research • Hawaii

On-site
USD 120,000 - 180,000
State-of-the-art facilities
IP portfolio development
Senior IC Packaging Engineer - 2.5D/3D & TSV Expert
Senior IC Packaging Engineer - 2.5D/3D & TSV Expert

Avicena Tech • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
Senior 3D/2.5D Packaging Design Engineer
Senior 3D/2.5D Packaging Design Engineer

black.ai • Tempe (AZ)

On-site
USD 140,000 - 190,000
Competitive salary
Early-stage equity opportunities
401(k) and other benefits
+1
Experienced SiP/Flip-Chip Layout Engineer
Experienced SiP/Flip-Chip Layout Engineer

Analog Devices • Wilmington (DE)

On-site
USD 117,000 - 161,000
Performance-based bonus
Medical coverage
401k
+2
Senior IC Packaging Engineer
Senior IC Packaging Engineer

Avicena Tech • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
SiP Layout Engineer: Flip-Chip & System-in-Package Expert
SiP Layout Engineer: Flip-Chip & System-in-Package Expert

Analog Devices, Inc. • Wilmington (MA), Northern (KY)

Hybrid
USD 117,000 - 161,000
Discretionary bonus
Medical, vision and dental coverage
401k
+2
Packaging Assembly Engineer
Packaging Assembly Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
Semiconductor Field Application Engineer
Semiconductor Field Application Engineer

Kulicke & Soffa • Albuquerque (NM)

On-site
USD 85,000 - 120,000