Senior Emulation Architect for SoC Validation

Astera Labs

San Jose (CA)

Sur place

USD 207 000 - 230 000

Plein temps

14 jours+

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

Astera Labs in San Jose, CA is seeking a Principal Emulation Engineer to build and operate emulation environments for validating complex ASICs before silicon. You will partner with design, verification, firmware, and systems engineers to model hardware-software interactions, stress-test high-speed protocols, and drive pre-silicon validation.

This senior role requires leadership, hands-on debugging, and translating system requirements into practical emulation scenarios.

Qualifications

  • Bachelor’s degree in Electrical/Electronic Engineering, Computer Engineering, CS.
  • 8–12 years of experience in SoC/silicon verification or development.
  • Experience with SoC hardware/software interfaces and complex protocols.
  • Strong SystemVerilog and verification environment skills.
  • Proficient in Python/Perl/C, and debugging methodologies.

Responsabilités

  • Build and maintain emulation environments for complex ASICs/SoCs.
  • Integrate RTL, transactors, models, software, and test infra for co-simulation.
  • Enable stress-testing of designs with scalable, repeatable workflows.
  • Develop reusable models, utilities, and debug methods for pre-silicon validation.
  • Verify hardware/software interfaces in collaboration with design and firmware teams.

Connaissances

SystemVerilog
Python
C
Perl
Debugging
Prioritization

Formation

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science
Master’s degree preferred

Outils

Palladium
Zebu
Veloce
HAPS
FPGA prototyping

Description du poste

Astera Labs in San Jose, CA is seeking a Principal Emulation Engineer to build and operate emulation environments for validating complex ASICs before silicon. You will partner with design, verification, firmware, and systems engineers to model hardware-software interactions, stress-test high-speed protocols, and drive pre-silicon validation.

This senior role requires leadership, hands-on debugging, and translating system requirements into practical emulation scenarios.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior Emulation Architect - Pre-Silicon Validation
Senior Emulation Architect - Pre-Silicon Validation

Astera Labs • San Jose (CA)

Hybride
USD 207 000 - 230 000
Discretionary bonus
Competitive benefits
Relocation assistance
Principal Emulation Engineer New San Jose, California, United States
Principal Emulation Engineer New San Jose, California, United States

Astera Labs • San Jose (CA)

Sur place
USD 207 000 - 230 000
Discretionary bonus
Competitive benefits
Relocation assistance
Senior ASIC Emulation Engineer — Hybrid/Onsite Impact
Senior ASIC Emulation Engineer — Hybrid/Onsite Impact

Palo Alto Networks, Inc. • Santa Clara (CA)

Hybride
USD 180 000 - 280 000
Principal Emulation Engineer
Principal Emulation Engineer

Astera Labs • San Jose (CA)

Sur place
USD 207 000 - 230 000
Senior SoC Verification Architect (SystemVerilog/UVM)
Senior SoC Verification Architect (SystemVerilog/UVM)

Hardware FYI • San Jose (CA)

Sur place
USD 185 000 - 230 000
Discretionary bonus
Benefits package
Senior SOC Emulation & Validation Lead
Senior SOC Emulation & Validation Lead

WinMax Systems Corporation • San Jose (CA)

Sur place
USD 130 000 - 160 000
ASIC Emulation Engineer — HW/SW Co-Verification Lead
ASIC Emulation Engineer — HW/SW Co-Verification Lead

Advanced Micro Devices • Santa Clara (CA)

Sur place
USD 160 000 - 230 000
Pre-Silicon Emulation Engineer | ASIC/FPGA Validation
Pre-Silicon Emulation Engineer | ASIC/FPGA Validation

Qualcomm • San Diego (CA)

Sur place
USD 101 000 - 152 000
Pre-Silicon Validation Engineer - Emulation & AI-Assisted Debug
Pre-Silicon Validation Engineer - Emulation & AI-Assisted Debug

QUALCOMM, Inc. • San Diego (CA)

Sur place
USD 101 000 - 152 000
Principal Emulation and Validation Engineer
Principal Emulation and Validation Engineer

WinMax Systems Corporation • San Jose (CA)

Sur place
USD 130 000 - 160 000