Senior SOC Emulation & Validation Lead

WinMax Systems Corporation

San Jose (CA)

On-site

USD 130,000 - 160,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

A leading technology company in San Jose is seeking a Principal Emulation and Validation Engineer to work on complex system-on-chip designs and enhance verification methods. The ideal candidate must have significant experience in ASIC verification, strong programming skills in C/C++, Tcl, and Python, and a passion for problem-solving. Responsibilities include synthesizing designs for hardware emulators, developing system-level tests, and maintaining emulation environments. This full-time position offers opportunities for innovation and collaboration within high-profile projects.

Qualifications

  • Minimum 12 years experience with BS, 9 years with MS, or 6 years with a PhD.
  • Hands-on experience with ASIC/SoC verification methodologies.
  • Strong analytical and problem-solving skills.
  • Excellent structured programming skills required.

Responsibilities

  • Synthesize system on chip designs for hardware emulators.
  • Develop system level tests using various programming languages.
  • Create design blocks and verification components for emulation.
  • Debug and resolve silicon failures effectively.
  • Maintain emulation environment for global users.

Skills

Verilog
System Verilog
Tcl
iTcl
Perl
Python
C/C++
Unix Scripting
Debugging
Project Management

Education

BS in Electrical Engineering or Computer Science
MS in Electrical Engineering or Computer Science
PhD

Job description

A leading technology company in San Jose is seeking a Principal Emulation and Validation Engineer to work on complex system-on-chip designs and enhance verification methods. The ideal candidate must have significant experience in ASIC verification, strong programming skills in C/C++, Tcl, and Python, and a passion for problem-solving. Responsibilities include synthesizing designs for hardware emulators, developing system-level tests, and maintaining emulation environments. This full-time position offers opportunities for innovation and collaboration within high-profile projects.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Emulation Verification Engineer - SoC Focus
Senior Emulation Verification Engineer - SoC Focus

Apple Inc. • Cupertino (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+3
Lead Emulation Verification Architect
Lead Emulation Verification Architect

Cadence • San Jose (CA)

On-site
USD 140,000 - 180,000
Principal Emulation and Validation Engineer
Principal Emulation and Validation Engineer

WinMax Systems Corporation • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior SOC Emulation Engineer — IP Bring-Up Expert
Senior SOC Emulation Engineer — IP Bring-Up Expert

Amazon • Sunnyvale (CA)

On-site
USD 183,000 - 248,000
Post-Silicon Emulation Engineer for SoC Validation
Post-Silicon Emulation Engineer for SoC Validation

Qualcomm • San Diego (CA)

Hybrid
USD 99,000 - 148,000
Senior Emulation Architect | Pre-Silicon Prototyping
Senior Emulation Architect | Pre-Silicon Prototyping

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Potential RSU grants
Comprehensive benefits package
Senior SOC Verification Engineer - UVM & Cache
Senior SOC Verification Engineer - UVM & Cache

Mirafra • San Jose (CA)

On-site
USD 120,000 - 160,000
Post-Silicon Emulation & Validation Engineer
Post-Silicon Emulation & Validation Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Senior SoC Verification & Emulation Engineer
Senior SoC Verification & Emulation Engineer

Semiconductor Engineering • Austin (TX)

On-site
USD 110,000 - 170,000
Senior Virtual Protocols Engineer for Emulation & Verification
Senior Virtual Protocols Engineer for Emulation & Verification

Cadence Design Systems • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1