Senior Embedded DSP Engineer — High-Speed PHY & AI Silicon

Google

Sunnyvale (CA)

On-site

USD 192,000 - 278,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google is seeking an experienced engineer in Sunnyvale to help shape TPU firmware for AI silicon. You will lead low‑level firmware and DSP control loops powering high‑speed physical‑layer interfaces and digital transceivers, aligning with AI infrastructure needs.

You will collaborate across TPU Systems, Networking Software, and HPC teams to ensure robust firmware deployment, verification, and silicon‑software co‑design for scalable AI workloads.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
  • 10 years of industry experience in embedded systems/firmware, communication systems engineering, or DSP development.
  • Experience developing embedded software (C/C++) for high-speed physical-layer interfaces (PHY), digital transceivers, or communication subsystems.

Responsibilities

  • Define the long‑term firmware roadmap and hardware‑software partitioning for physical‑layer interfaces, determining the optimal balance between hardware‑fixed logic and programmable firmware.
  • Architect advanced in‑situ monitoring systems and firmware‑driven diagnostics to track physical‑layer link health, BER trends, and channel quality across millions of ports in real‑time.
  • Design, model, and implement bare‑metal or RTOS firmware to control high‑speed transceivers, managing real‑time adaptive loops, clock and data recovery (CDR), and physical‑layer calibration.
  • Partner with TPU Systems, Networking Software, and HPC teams to ensure silicon firmware integrates seamlessly with global cluster management and collective communication frameworks.
  • Identify and de‑risk hardware‑software interface bottlenecks (register maps, driver latencies, boot sequencing) that impact Google's AI infrastructure.

Skills

Embedded systems
Firmware development
C/C++
DSP
High-speed PHY
Digital transceivers
Communication systems
Wireless comms
Channel modeling
Noise mitigation

Education

Bachelor's degree
Master's degree
PhD

Job description

Google is seeking an experienced engineer in Sunnyvale to help shape TPU firmware for AI silicon. You will lead low‑level firmware and DSP control loops powering high‑speed physical‑layer interfaces and digital transceivers, aligning with AI infrastructure needs.

You will collaborate across TPU Systems, Networking Software, and HPC teams to ensure robust firmware deployment, verification, and silicon‑software co‑design for scalable AI workloads.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Embedded High-Speed DSP & Firmware Architect
Senior Embedded High-Speed DSP & Firmware Architect

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior ASIC PD Engineer for TPU AI Hardware & PPA
Senior ASIC PD Engineer for TPU AI Hardware & PPA

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Bonus target
Equity
Benefits
TPU Firmware Architect & Embedded Systems Lead
TPU Firmware Architect & Embedded Systems Lead

Google • Sunnyvale (CA)

On-site
USD 262,000 - 364,000
Equity
Bonus target 25%
Benefits
Embedded Systems Engineer, High Speed DSP
Embedded Systems Engineer, High Speed DSP

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
DSP/ASIC Verification Engineer—AI Accelerators
DSP/ASIC Verification Engineer—AI Accelerators

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Senior AI TPU Hardware-Software Integration Engineer
Senior AI TPU Hardware-Software Integration Engineer

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Health benefits
Senior Hardware Emulation Architect for AI/TPU Systems
Senior Hardware Emulation Architect for AI/TPU Systems

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Benefits
Senior Silicon Validation Engineer – AI/ML TPU SoC
Senior Silicon Validation Engineer – AI/ML TPU SoC

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
TPU Compute RTL Design Engineer for AI Hardware
TPU Compute RTL Design Engineer for AI Hardware

Google • Austin (TX)

On-site
USD 138,000 - 197,000
TPU ASIC Physical Design Lead – High-Impact AI Silicon
TPU ASIC Physical Design Lead – High-Impact AI Silicon

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000