Senior DRAM Design Architect for Next-Gen Memory

1000 Micron Technology, Inc.

Boise (ID)

Sur place

USD 140 000 - 190 000

Plein temps

Il y a 4 jours
Soyez parmi les premiers à postuler

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Avantages offerts par ce poste

Medical, dental and vision plans
Paid time off
Benefits programs and family leave

Résumé du poste

Micron Technology, Inc. in Boise, Idaho seeks a Staff/Principal DRAM Design Engineer to shape memory architectures and circuit innovations that impact product performance, power, and reliability.

You will lead DRAM circuit design from concept through silicon validation and collaborate with cross-functional teams. This hands-on role demands deep expertise in analog/digital circuits, circuit simulations, and layout parasitics, with a focus on manufacturability and test strategies.

Qualifications

  • Bachelor's degree in Electrical Engineering or related field is required.
  • 5+ years of circuit design experience or product engineering experience.
  • Strong understanding of analog and digital circuit fundamentals and debugging.
  • Experience with circuit simulation tools and methodologies.
  • Knowledge of CMOS behavior, timing, and performance optimization.

Responsabilités

  • Lead design and optimization of DRAM circuits including memory array, control logic, datapath, and test logic.
  • Perform and analyze circuit simulations using tools such as SPICE and Verilog.
  • Evaluate architectural trade-offs impacting power, performance, and die size.
  • Integrate layout parasitics into simulations and drive design for manufacturability.
  • Define validation strategies including test chip development and silicon bring-up.

Connaissances

Circuit design
Analog & digital fundamentals
Debugging
Circuit simulations
CMOS timing & performance
Communication
AI tooling in engineering workflows

Formation

Bachelor's degree in Electrical Engineering or related field

Outils

SPICE
Verilog

Description du poste

Micron Technology, Inc. in Boise, Idaho seeks a Staff/Principal DRAM Design Engineer to shape memory architectures and circuit innovations that impact product performance, power, and reliability.

You will lead DRAM circuit design from concept through silicon validation and collaborate with cross-functional teams. This hands-on role demands deep expertise in analog/digital circuits, circuit simulations, and layout parasitics, with a focus on manufacturability and test strategies.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior DRAM Design Architect | Next-Gen Memory
Senior DRAM Design Architect | Next-Gen Memory

Micron • Boise (ID)

Sur place
USD 120 000 - 190 000
Medical/dental/vision plans
Relocation assistance
Paid time off
Senior DRAM Design Engineer, Memory Architect
Senior DRAM Design Engineer, Memory Architect

Micron Technology, Inc. • Boise (ID)

Hybride
USD 130 000 - 210 000
Senior DRAM Design Engineer: Next-Gen Memory Innovator
Senior DRAM Design Engineer: Next-Gen Memory Innovator

Micron Technology, Inc • Boise (ID)

Sur place
USD 140 000 - 200 000
Staff DRAM Design Engineer — Memory Architect
Staff DRAM Design Engineer — Memory Architect

Micron Technology, Inc • Boise (ID)

Sur place
USD 120 000 - 170 000
Medical insurance
Dental insurance
Vision plans
+3
Senior DRAM Design Architect
Senior DRAM Design Architect

Micron • Boise (ID)

Sur place
USD 110 000 - 160 000
Medical, dental and vision plans
Paid time off
Paid holidays
Senior DRAM Design Engineer - Innovative Memory Architect
Senior DRAM Design Engineer - Innovative Memory Architect

Micron Technology, Inc • Boise (ID)

Sur place
USD 120 000 - 190 000
Relocation support may be available
Medical, dental and vision plans
Paid time off and holidays
Principal DRAM Design Engineer - Shape Next-Gen Memory
Principal DRAM Design Engineer - Shape Next-Gen Memory

Micron Technology, Inc • Boise (ID)

Sur place
USD 95 000 - 130 000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Staff DRAM Design Engineer — Lead Memory Circuits
Staff DRAM Design Engineer — Lead Memory Circuits

Micron Technology • Boise (ID)

Sur place
USD 120 000 - 180 000
Senior DRAM Design Engineer: Memory Innovation Lead
Senior DRAM Design Engineer: Memory Innovation Lead

Micron • Boise (ID)

Sur place
USD 120 000 - 170 000
Principal DRAM Design Architect Circuits & Validation
Principal DRAM Design Architect Circuits & Validation

Micron Technology • Boise (ID)

Sur place
USD 100 000 - 120 000
Medical, dental, and vision plans
Paid time-off program
Paid holidays