Senior DFT Engineer — AI Hardware & SoC Test

Unconventional AI

United States

Remote

USD 180,000 - 240,000

Full time

7 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Best-in-class health benefits
401k matching
Unlimited PTO
Meals in Mountain View office

Job summary

Unconventional is building a new foundation for AI hardware, seeking a Senior DFT Engineer to advance testability in advanced nodes. You will lead DFT architectures, implement scalable test strategies, and drive sign-off across complex designs.

You will work at the intersection of architecture and silicon, delivering reliable testability for novel computing platforms and collaborating with foundries and design teams to optimize yield and performance.

Qualifications

  • BS or MS in Electrical/Computer Engineering or related field.
  • 10+ years of industry experience in digital DFT and test architecture with tapeouts on modern process nodes (7nm, 5nm, or newer preferred).
  • Deep expertise in scan compression, MBIST generation, fault modeling (stuck-at, transition, path delay), and ATPG.
  • Understanding of physical design challenges in advanced nodes and their impact on test reliability.
  • Expertise in Static Timing Analysis (STA) and timing closure for complex designs in shift and capture test modes.
  • Mastery of standard EDA CAD tool suites for DFT implementation and vector generation; strong scripting in Tcl, Python, or Perl.

Responsibilities

  • Lead DFT architecture and testability implementations for complex SoCs.
  • Drive hierarchical DFT methodologies for large-scale designs and integrate test patterns.
  • Collaborate with foundry interfaces to analyze defect densities and improve test yield.
  • Advance 2.5D/3D multi-stacked die DFT coverage across die interfaces.
  • Develop analog mixed-signal DFT strategies and ensure testability of custom blocks.
  • Optimize test time, coverage, and yield in collaboration with architects and PPA goals.
  • Own ATPG, ATPG vector validation, and STA timing closure for test modes.
  • Contribute to design flow automation and engage partners for AI tooling.

Skills

DFT Architecture
MBIST
ATPG
STA timing
EDA tools
Scripting (Tcl/Python)
Communication

Education

B.S. or M.S. in Electrical/Computer Engineering

Tools

JTAG/boundary scan
CAD tools

Job description

Unconventional is building a new foundation for AI hardware, seeking a Senior DFT Engineer to advance testability in advanced nodes. You will lead DFT architectures, implement scalable test strategies, and drive sign-off across complex designs.

You will work at the intersection of architecture and silicon, delivering reliable testability for novel computing platforms and collaborating with foundries and design teams to optimize yield and performance.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT Engineer — ASIC/SoC Test & Debug Lead
Senior DFT Engineer — ASIC/SoC Test & Debug Lead

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision benefits
Housing subsidy of $2,000 per month
Relocation support
+2
Senior DFT Architect for AI ASICs (Onsite)
Senior DFT Architect for AI ASICs (Onsite)

Neurophos, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 150,000 - 230,000
100% health plan premiums coverage
Unlimited PTO
401(k) matching
+3
Senior DFT Architect for 2.5D/3D ICs & AI ASICs
Senior DFT Architect for 2.5D/3D ICs & AI ASICs

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior DFT Engineer: SoC/ASIC Test Architect
Senior DFT Engineer: SoC/ASIC Test Architect

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
AI Silicon, DFT Engineer
AI Silicon, DFT Engineer

Unconventional AI • United States

On-site
USD 180,000 - 240,000
Best-in-class health benefits
401k matching
Unlimited PTO
+1
Senior DFT Engineer - ASIC/SoC Test & Yield Excellence
Senior DFT Engineer - ASIC/SoC Test & Yield Excellence

The Consensus • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental, and vision packages
Housing subsidy for office proximity
Relocation support for San Jose
+3
Lead DFT Architect for Next-Gen AI Chips
Lead DFT Architect for Next-Gen AI Chips

SambaNova • San Jose (CA)

On-site
USD 180,000 - 255,000
Equity
Medical insurance
HSA
+1
Senior DFT Architect for High-Performance ASICs (Equity)
Senior DFT Architect for High-Performance ASICs (Equity)

Flux Computing • Austin (TX)

On-site
USD 140,000 - 210,000
Equity & Ownership
Proximity Bonus
Retirement Benefits
Test Architecture Engineer (DFT)
Test Architecture Engineer (DFT)

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000
Senior DFT Architect: Test Strategy & Bring-Up
Senior DFT Architect: Test Strategy & Bring-Up

TYLsemi • United States

Remote
USD 150,000 - 210,000