Senior Board & Silicon Packaging Architect

Arm

Chandler (AZ)

Hybrid

USD 250,000 - 338,000

Full time

3 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Accommodations
Hybrid working
Equal opportunities

Job summary

Arm seeks an Electronics Engineer specializing in PCB silicon packaging co-design and system-level hardware architecture. You will collaborate with SoC teams to align requirements, evaluate design trade-offs, and drive packaging integration for high-performance embedded compute platforms.

The role focuses on developing hardware platforms around Arm IP, with emphasis on scalable PCB and packaging solutions, signal integrity, and manufacturability for delivery across geographies.

Qualifications

  • Deep technical background in SoC architectures and embedded compute.
  • Experience with high-speed IO standards (PCIe Gen5/6/7, LPDDR5/6, CSI, DSI) and peripherals.
  • Expertise in PCB and silicon package integration, including routing and layer trade-offs.
  • Collaboration with chip packaging teams to optimize pin-outs and cost.
  • Proficiency in Signal and Power Integrity analysis for boards and packages.
  • Knowledge of PCB fabrication processes (PTH and HDI) and substrate materials.
  • Ability to define PCB layout guidelines and constraints for manufacturability.

Responsibilities

  • Collaborate with global engineering groups to specify and develop PCB and silicon package integration.
  • Focus on PCB development alongside the chip packaging team, including routing strategies and layer optimization.
  • Translate technology requirements into platform architectures for SoC development teams.
  • Communicate technical concepts clearly to audiences from Silicon to technology leads.
  • Provide timescale estimates and justifications into the program team.
  • Evaluate package pinout options against PCB routability, SI/PI performance, and cost.

Skills

SoC architectures
High-speed IO
Embedded board design
IC packaging impact
Packaging collaboration
Signal Integrity
PCB fabrication
Routing optimization
Power delivery

Tools

Cadence OrCAD
Allegro

Job description

Arm seeks an Electronics Engineer specializing in PCB silicon packaging co-design and system-level hardware architecture. You will collaborate with SoC teams to align requirements, evaluate design trade-offs, and drive packaging integration for high-performance embedded compute platforms.

The role focuses on developing hardware platforms around Arm IP, with emphasis on scalable PCB and packaging solutions, signal integrity, and manufacturability for delivery across geographies.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High-Speed PCB & Silicon Packaging Co-Design Engineer
High-Speed PCB & Silicon Packaging Co-Design Engineer

Arm • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
SoC Packaging & PCB Co-Design Engineer
SoC Packaging & PCB Co-Design Engineer

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 198,000 - 268,000
PCB & SoC Packaging Co-Design Engineer
PCB & SoC Packaging Co-Design Engineer

Arm Limited • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Accommodations during recruitment
Staff Board - Package co-design Engineer
Staff Board - Package co-design Engineer

Arm • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Staff Board - Package co-design Engineer
Staff Board - Package co-design Engineer

Arm Limited • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Accommodations during recruitment
Staff PCB - Package co-design Engineer
Staff PCB - Package co-design Engineer

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 198,000 - 268,000
Principal Board - Package co-design Architect
Principal Board - Package co-design Architect

Arm • Chandler (AZ)

Hybrid
USD 250,000 - 338,000
Accommodations
Hybrid working
Equal opportunities
Senior IC Package Layout Engineer – 2.5D/3D, Cadence Expert
Senior IC Package Layout Engineer – 2.5D/3D, Cadence Expert

Arm Limited • Chandler (AZ)

Hybrid
USD 162,000 - 219,000
Senior IC Package Layout Engineer – Hybrid & 3D/2.5D
Senior IC Package Layout Engineer – Hybrid & 3D/2.5D

Arm • Chandler (AZ)

Hybrid
USD 162,000 - 219,000
Hybrid working
Accommodation support during the招聘
Senior Package Layout Engineer (2.5D/3D) for SoCs
Senior Package Layout Engineer (2.5D/3D) for SoCs

Arm Limited • San Jose (CA)

Hybrid
USD 209,000 - 283,000