Senior ASIC SI/PI Engineer for AI‑Native Packaging

OpenAI

San Francisco (CA)

On-site

USD 180,000 - 240,000

Full time

1 hour ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

OpenAI's Hardware organization is seeking an experienced ASIC Package Signal Integrity / Power Integrity Engineer to drive electrical architecture, modeling, optimization, and validation for AI/HPC silicon and package design.

You will own SI/PI architecture for high-speed channels and 2D/3D EM modeling, collaborating across ASIC, package, PCB, system, mechanical, and thermal teams from feasibility to production.

Qualifications

  • 5+ years in signal and power integrity, high-speed interconnect, PDN and package design.
  • Strong grasp of transmission-line behavior, impedance, loss, crosstalk and return paths.
  • Hands-on with EM/SI tools: HSPICE, HFSS‑PI, SIwave, Ansys.
  • Experience with Cadence APD/SIP package layouts.
  • Experience creating automated design optimization for model extraction.
  • Excellent cross-functional collaboration with ASIC, package, PCB, and mechanical teams.

Responsibilities

  • Own SI/PI architecture and analysis for advanced AI ASIC packages from feasibility to production.
  • Develop and optimize high-speed channels for 200G/400G SerDes, PCIe, HBM, DDR, and chiplet interfaces.
  • Model package, interposer and substrates using 2D/3D EM tools.
  • Define stack-ups, transmission lines, vias, return paths, shielding, and ball maps per SI/PI needs.
  • Develop channel loss, crosstalk, impedance, skew, return-loss and link-budget requirements.
  • Perform package-level PDN analysis: impedance, loop inductance, DV/droop, decoupling, current distribution.
  • Drive die/package co-design including bump/BGA, power/ground allocation and high-speed I/O placement.
  • Develop automation flows for early architecture exploration and SI/PI sign-off.

Skills

Signal integrity
Power integrity
High-speed interconnect design
PDN design
Package electrical design
Transmission-line behavior
Impedance
Crosstalk
Return paths
Electromagnetic simulation
Automated design optimization
Cross-functional collaboration

Tools

Synopsys HSPICE
Ansys HFSS‑PI
SIwave
Cadence Clarity
Sigrity PowerSI/PowerDC
Cadence APD/SIP

Job description

OpenAI's Hardware organization is seeking an experienced ASIC Package Signal Integrity / Power Integrity Engineer to drive electrical architecture, modeling, optimization, and validation for AI/HPC silicon and package design.

You will own SI/PI architecture for high-speed channels and 2D/3D EM modeling, collaborating across ASIC, package, PCB, system, mechanical, and thermal teams from feasibility to production.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Package SI/PI Engineer for AI/HPC
Senior ASIC Package SI/PI Engineer for AI/HPC

Slope • San Francisco (CA)

On-site
USD 180,000 - 240,000
ASIC Package SI/PI Engineer
ASIC Package SI/PI Engineer

OpenAI • San Francisco (CA)

On-site
USD 180,000 - 240,000
Senior SI/PI Engineer for AI Silicon Packaging
Senior SI/PI Engineer for AI Silicon Packaging

Amazon • Austin (TX)

On-site
USD 159,000 - 215,000
Health insurance
RSUs / stock options
401(k) matching
ASIC Package SI/PI Engineer
ASIC Package SI/PI Engineer

Slope • San Francisco (CA)

On-site
USD 180,000 - 240,000
Senior SI/PI Engineer - Advanced 2.5D/3D Packaging
Senior SI/PI Engineer - Advanced 2.5D/3D Packaging

Annapurna Labs (U.S.) Inc. • Austin (TX)

On-site
USD 140,000 - 210,000
SI/PI Engineer – 2.5D/3D Packaging for AI Chips
SI/PI Engineer – 2.5D/3D Packaging for AI Chips

Amazon • Austin (TX)

On-site
USD 136,000 - 184,000
Health insurance
401(k) matching
Paid time off
+1
Chip Package SI/PI Engineer for AI Hardware
Chip Package SI/PI Engineer for AI Hardware

Google • United States

On-site
USD 192,000 - 278,000
Senior SI/PI Engineer — AI Accelerator Packaging
Senior SI/PI Engineer — AI Accelerator Packaging

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
Housing subsidy
Relocation support to San Jose
+2
Senior SI/PI Engineer — 2.5D/3D Packaging (AI Silicon)
Senior SI/PI Engineer — 2.5D/3D Packaging (AI Silicon)

Amazon • Austin (TX)

On-site
USD 159,000 - 215,000
SI/PI Engineer: 2.5D/3D Packaging for ML ASICs
SI/PI Engineer: 2.5D/3D Packaging for ML ASICs

Annapurna Labs (U.S.) Inc. • Austin (TX)

On-site
USD 130,000 - 185,000