Chip Package SI/PI Engineer for AI Hardware

Google

United States

On-site

USD 192,000 - 278,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Google Sunnyvale, CA, seeks a Chip Package Signal and Power Integrity Engineer to advance SI/PI for advanced chip/package integration in AI/ML hardware. You will shape TPU packaging, work with ASIC/board/system teams, and drive SI/PI verification for production-grade silicon solutions.

In this role you will lead SI/PI analyses across 2.5D/3D packaging, develop methodologies, evaluate new packaging tech, and collaborate with design teams and vendors to meet electrical requirements for

Qualifications

  • Bachelor's degree or equivalent practical experience in EE/CE/CS or related field.
  • 10 years of experience with SI/PI design for chip/package or system PCB.
  • Experience with SIPI modeling tool chains (HFSS, ADS, Sigrity, Siwave, etc.).

Responsibilities

  • Drive chip-package-system co-design by performing SI/PI analysis and optimization for HPC 2.5D/3D package tech.
  • Develop Power integrity methodology for advanced package technology and productivity improvements.
  • Evaluate new package technology and high-speed interface IP.
  • Collaborate with chip design, system design, and suppliers to drive SI/PI targets and trade-offs for production.
  • Provide feedback on chip floorplan considering package/system routability and SI/PI.

Skills

SI/PI design experience
2.5D/3D packaging knowledge
Cross-team collaboration

Education

Bachelor's degree in Electrical/Computer Engineering or related field

Tools

HFSS
ADS
Sigrity
Siwave

Job description

Google Sunnyvale, CA, seeks a Chip Package Signal and Power Integrity Engineer to advance SI/PI for advanced chip/package integration in AI/ML hardware. You will shape TPU packaging, work with ASIC/board/system teams, and drive SI/PI verification for production-grade silicon solutions.

In this role you will lead SI/PI analyses across 2.5D/3D packaging, develop methodologies, evaluate new packaging tech, and collaborate with design teams and vendors to meet electrical requirements for

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Chip Package SI/PI Engineer for AI/ML Accelerators
Chip Package SI/PI Engineer for AI/ML Accelerators

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior SI/PI Engineer for AI Silicon Packaging
Senior SI/PI Engineer for AI Silicon Packaging

Amazon • Austin (TX)

On-site
USD 159,000 - 215,000
Health insurance
RSUs / stock options
401(k) matching
Senior ASIC Package SI/PI Engineer for AI/HPC
Senior ASIC Package SI/PI Engineer for AI/HPC

Slope • San Francisco (CA)

On-site
USD 180,000 - 240,000
Chip Package Signal and Power Integrity Engineer
Chip Package Signal and Power Integrity Engineer

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior SI/PI Engineer — 2.5D/3D Packaging (AI Silicon)
Senior SI/PI Engineer — 2.5D/3D Packaging (AI Silicon)

Amazon • Austin (TX)

On-site
USD 159,000 - 215,000
Senior ASIC Package SI/PI Engineer for AI/HPC
Senior ASIC Package SI/PI Engineer for AI/HPC

OpenAI • San Francisco (CA)

On-site
USD 266,000 - 445,000
Chip Package Signal and Power Integrity Engineer
Chip Package Signal and Power Integrity Engineer

Google • United States

On-site
USD 192,000 - 278,000
Chip Package Designer – 2.5D/3.5D for ML HPCs
Chip Package Designer – 2.5D/3.5D for ML HPCs

Google • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
Senior SI/PI Engineer - Advanced 2.5D/3D Packaging
Senior SI/PI Engineer - Advanced 2.5D/3D Packaging

Annapurna Labs (U.S.) Inc. • Austin (TX)

On-site
USD 140,000 - 210,000
Senior SI/PI Engineer — AI Accelerator Packaging
Senior SI/PI Engineer — AI Accelerator Packaging

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
Housing subsidy
Relocation support to San Jose
+2