Senior ASIC DFT Architect for SoC

Blue Origin

Texas

On-site

USD 269,000 - 377,000

Full time

8 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical insurance
Dental insurance
Vision insurance
Life insurance
Parental leave
Disability insurance
401(k) with company match
Education support
Stock options
Paid time off
Company holidays

Job summary

Blue Origin is seeking a Principal ASIC DFT Designer to lead test architecture for the TeraWave SOC program. You will define strategies, implement scan, compression, and BIST infrastructure, and deliver test vectors for silicon bring-up and production tests.

This is a senior IC role with technical leadership and no direct reports. Your work spans specification through silicon bring up, including ATE pattern debugging and defect and yield analysis, collaborating with design and product teams to

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related technical field.
  • Experience defining DFT architecture and specifications for large multi-block SOC designs.
  • Experience with DC and AC scan design and memory built in self test implementation.
  • Experience generating ATPG patterns for automated test equipment and debugging ATE patterns.

Responsibilities

  • Define DFT architecture and test strategy for large multi-block SOC designs
  • Author DFT specifications covering scan, compression, boundary scan, and test access mechanisms
  • Implement scan chain insertion, test clock control, and on chip compression logic
  • Design memory and logic built in self test infrastructure for embedded memories and logic
  • Generate and validate DFT vectors for silicon bring up and production test programs
  • Debug ATE pattern failures and drive resolution with design and product engineering teams
  • Support defect analysis and yield improvement using test coverage and silicon failure data
  • Review test coverage and DFT timing metrics with physical design and verification teams

Skills

DFT architecture
ATPG patterns
Test strategy
Debugging

Education

Bachelor's degree in Electrical/Computer Engineering
Master's degree in Electrical/Computer Engineering

Tools

Tessent
DFTMAX
Modus

Job description

Blue Origin is seeking a Principal ASIC DFT Designer to lead test architecture for the TeraWave SOC program. You will define strategies, implement scan, compression, and BIST infrastructure, and deliver test vectors for silicon bring-up and production tests.

This is a senior IC role with technical leadership and no direct reports. Your work spans specification through silicon bring up, including ATE pattern debugging and defect and yield analysis, collaborating with design and product teams to

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC DFT Architect for SOC Test and Validation
Senior ASIC DFT Architect for SOC Test and Validation

Blue Origin • Cupertino (CA)

On-site
USD 269,000 - 377,000
Medical, dental, vision insurance
401(k) with company match
Education Support Program
+1
Senior ASIC DFT Architect for Large SOCs
Senior ASIC DFT Architect for Large SOCs

Blue Origin • Texas

Hybrid
USD 269,000 - 377,000
Medical, dental, vision
401(k) with company match
Paid time off
+1
Senior ASIC DFT Architect for SoC Test
Senior ASIC DFT Architect for SoC Test

Blue Origin • United States

Remote
USD 269,000 - 377,000
Stock options
401(k) match up to 5%
Paid time off
+1
Senior ASIC DFT Architect – SOC Test & Validation
Senior ASIC DFT Architect – SOC Test & Validation

Blue Origin • Central (TX)

On-site
USD 269,000 - 377,000
Medical, dental, vision
401(k) with company match
Paid time off
Principal ASIC DFT Architect for SOC Test
Principal ASIC DFT Architect for SOC Test

Blue Origin • San Diego (CA)

On-site
USD 269,000 - 377,000
Stock Options
Paid Time Off
Education Support Program
Senior ASIC DFT Architect for Multi-Block SOC
Senior ASIC DFT Architect for Multi-Block SOC

Blue Origin • Seattle (WA)

On-site
USD 269,000 - 377,000
Stock options
Paid time off
Education Support Program
Senior ASIC DFT Architect for Multi-Block SOC
Senior ASIC DFT Architect for Multi-Block SOC

Blue Origin • Van Horn (TX)

On-site
USD 269,000 - 377,000
Medical insurance
Dental insurance
Vision insurance
+6
Senior Embedded Firmware Architect for Digital ASICs
Senior Embedded Firmware Architect for Digital ASICs

Blue Origin • California

Hybrid
USD 269,000 - 377,000
Medical, dental, vision
Stock options
401(k) with company match
+2
Senior Embedded Firmware Architect – Digital ASICs
Senior Embedded Firmware Architect – Digital ASICs

Blue Origin • Seattle (WA)

On-site
USD 269,000 - 377,000
Stock options
Paid parental leave
401(k) with company match
+1
Senior DFT Architect for Next-Gen ASICs
Senior DFT Architect for Next-Gen ASICs

Normal Computing Corp. • Mountain View (CA)

On-site
USD 150,000 - 230,000