An application made for this job — a tailored resume and cover letter that speak straight to the posting.
IntelliPro is seeking an Analog Layout Engineer to lead full-chip and block-level layouts for power management ICs in a bilingual, cross‑continent team. You will translate discussions between US and China teams, place devices with attention to matching and thermal performance, and ensure clean DRC/LVS/ERC results.
Qualified applicants bring 5+ years in analog/mixed-signal layout on 55–90nm nodes, Cadence Virtuoso experience, and Mandarin-English fluency to communicate across time zones.
IntelliPro is seeking an Analog Layout Engineer to lead full-chip and block-level layouts for power management ICs in a bilingual, cross‑continent team. You will translate discussions between US and China teams, place devices with attention to matching and thermal performance, and ensure clean DRC/LVS/ERC results.
Qualified applicants bring 5+ years in analog/mixed-signal layout on 55–90nm nodes, Cadence Virtuoso experience, and Mandarin-English fluency to communicate across time zones.