Senior Analog Layout Engineer - Global Lead (US/China)

IntelliPro

Santa Clara (CA)

On-site

USD 150,000 - 250,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Bonus
Stock options

Job summary

IntelliPro is seeking an Analog Layout Engineer to lead full-chip and block-level layouts for power management ICs in a bilingual, cross‑continent team. You will translate discussions between US and China teams, place devices with attention to matching and thermal performance, and ensure clean DRC/LVS/ERC results.

Qualified applicants bring 5+ years in analog/mixed-signal layout on 55–90nm nodes, Cadence Virtuoso experience, and Mandarin-English fluency to communicate across time zones.

Qualifications

  • 5+ years of hands-on IC layout with analog, mixed-signal or PMICs.
  • Experience across 55nm–90nm processes; 130nm/180nm a plus.
  • Fluent in English and Mandarin for cross-team communications.
  • Proficient with Cadence Virtuoso and Calibre DRC/LVS/ERC.
  • Knowledge of matching, guard rings, DNW, ESD, LOD and WPE.

Responsibilities

  • Create full-chip and block-level layouts for power management ICs.
  • Translate technical discussions between US and China teams (bilingual).
  • Perform layout verification (DRC/LVS/ERC) and resolve issues.
  • Place devices with attention to symmetry, thermal and density.
  • Collaborate with analog/digital designers throughout the design cycle.

Skills

Bilingual English & Mandarin
Cadence Virtuoso
Calibre DRC/LVS/ERC
Device matching
DNW layout concepts
Power management layout
Layout verification

Tools

Cadence Virtuoso Layout Editor
Calibre

Job description

IntelliPro is seeking an Analog Layout Engineer to lead full-chip and block-level layouts for power management ICs in a bilingual, cross‑continent team. You will translate discussions between US and China teams, place devices with attention to matching and thermal performance, and ensure clean DRC/LVS/ERC results.

Qualified applicants bring 5+ years in analog/mixed-signal layout on 55–90nm nodes, Cadence Virtuoso experience, and Mandarin-English fluency to communicate across time zones.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr./Staff Analog Layout Engineer
Sr./Staff Analog Layout Engineer

IntelliPro • Santa Clara (CA)

On-site
USD 150,000 - 250,000
Bonus
Stock options
Senior Analog Layout Lead – CMOS/BiCMOS
Senior Analog Layout Lead – CMOS/BiCMOS

Sitime-Corporation • United States

On-site
USD 140,000 - 190,000
Quarterly bonus
Equity grants
Senior Analog Layout Lead for High-Performance Silicon
Senior Analog Layout Lead for High-Performance Silicon

Meta • Burlingame (CA)

On-site
USD 178,000 - 250,000
Senior Analog/Mixed-Signal IC Layout Lead (Hybrid)
Senior Analog/Mixed-Signal IC Layout Lead (Hybrid)

IC Enable • Richardson (TX)

Hybrid
USD 150,000 - 210,000
Analog Layout Engineer - Senior Consultant
Analog Layout Engineer - Senior Consultant

Redolent Infotech Pvt. Ltd. • San Jose (CA)

On-site
USD 180,000 - 240,000
Senior Analog Layout Engineer - Onsite High-Perf CMOS ICs
Senior Analog Layout Engineer - Onsite High-Perf CMOS ICs

Redolent Infotech Pvt. Ltd. • San Jose (CA)

On-site
USD 180,000 - 240,000
Analog Layout Engineer
Analog Layout Engineer

Aimic Inc • San Jose (CA)

On-site
USD 100,000 - 130,000
Comprehensive medical coverage
Dental coverage
Vision coverage
+1
Senior Analog Layout Engineer & Lead Mixed-Signal IC Design
Senior Analog Layout Engineer & Lead Mixed-Signal IC Design

Aimic Inc • San Jose (CA)

On-site
USD 100,000 - 130,000
Analog Layout Engineer
Analog Layout Engineer

NuByt, Inc • San Jose (CA)

On-site
USD 120,000 - 160,000
Principal High-Speed Analog Layout Design Engineer
Principal High-Speed Analog Layout Design Engineer

Celero Communications • Irvine (CA)

On-site
USD 150,000 - 250,000
High-growth startup
International team
Career growth
+1