Sr./Staff Analog Layout Engineer

IntelliPro

Santa Clara (CA)

On-site

USD 150,000 - 250,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Bonus
Stock options

Job summary

IntelliPro is seeking an Analog Layout Engineer to lead full-chip and block-level layouts for power management ICs in a bilingual, cross‑continent team. You will translate discussions between US and China teams, place devices with attention to matching and thermal performance, and ensure clean DRC/LVS/ERC results.

Qualified applicants bring 5+ years in analog/mixed-signal layout on 55–90nm nodes, Cadence Virtuoso experience, and Mandarin-English fluency to communicate across time zones.

Qualifications

  • 5+ years of hands-on IC layout with analog, mixed-signal or PMICs.
  • Experience across 55nm–90nm processes; 130nm/180nm a plus.
  • Fluent in English and Mandarin for cross-team communications.
  • Proficient with Cadence Virtuoso and Calibre DRC/LVS/ERC.
  • Knowledge of matching, guard rings, DNW, ESD, LOD and WPE.

Responsibilities

  • Create full-chip and block-level layouts for power management ICs.
  • Translate technical discussions between US and China teams (bilingual).
  • Perform layout verification (DRC/LVS/ERC) and resolve issues.
  • Place devices with attention to symmetry, thermal and density.
  • Collaborate with analog/digital designers throughout the design cycle.

Skills

Bilingual English & Mandarin
Cadence Virtuoso
Calibre DRC/LVS/ERC
Device matching
DNW layout concepts
Power management layout
Layout verification

Tools

Cadence Virtuoso Layout Editor
Calibre

Job description

Job Title: Analog Layout Engineer(Sr./Staff/Sr. Staff)

Position Type: Full-Time

Salary Range / Rate: Base$150,000- $250,000 + Bonus & Stock Options

Core Responsibilities

  • US–China Bilingual Bridge: Serve as the main point of contact between our US design team and our China layout team. Translate technical discussions, design reviews, and specs between English and Mandarin so both teams can work together smoothly and stay aligned.
  • Full-Chip & Block-Level Layout: Create physical layout for full power management ICs and individual power blocks, such as regulators, drivers, references, and sensing circuits.
  • Device Placement: Work with analog and digital designers to place devices, paying close attention to matching, symmetry, and thermal layout.
  • Metal Routing: Route devices together with metal, balancing current density, EM, and parasitics against tight die area targets.
  • Verification: Run layouts through DRC, LVS, and ERC, and work with designers to resolve issues and close out a clean, manufacturable layout.
  • Design Collaboration: Partner with analog and digital designers throughout the design cycle to make sure layout decisions match design intent.
  • Process Node Coverage: Apply layout experience across 55nm to 90nm process nodes, with 130nm or 180nm experience a plus.
  • Documentation: Keep clear, bilingual records of layout decisions and open issues so both teams stay on the same page.

Qualifications

  • Experience: 5+ years of hands‑on physical IC layout experience on analog, mixed‑signal, or power management ICs, including full-chip and block‑level layout.
  • Process Nodes: Required experience in 55nm to 90nm processes. 130nm or 180nm experience is a plus.
  • Language Requirement (Must-Have): Fluent in both spoken and written English and Mandarin Chinese. This is a firm requirement, not a preference — you'll be relied on to carry detailed technical conversations between our US and China teams.
  • EDA Tools: Hands‑on experience with Cadence Virtuoso Layout Editor and Calibre (or equivalent) DRC/LVS/ERC tools.
  • Technical Foundation: Good working knowledge of device matching, guard rings, deep N‑well (DNW) structures, ESD/latch‑up, electromigration, and layout‑dependent effects like LOD and WPE.
  • Power Management Familiarity: Working understanding of DC‑DC converters, switching regulators, or multiphase controllers is a plus.
  • Communication Skills: Comfortable running or supporting design reviews and status updates in both languages, across time zones.

About Us:

Founded in 2009, IntelliPro is a global leader in talent acquisition and HR solutions. Our commitment to delivering unparalleled service to clients, fostering employee growth, and building enduring partnerships sets us apart. We continue leading global talent solutions with a dynamic presence in over 160 countries, including the USA, China, Canada, Singapore, Japan, Philippines, UK, India, Netherlands, and the EU.

IntelliPro, a global leader connecting individuals with rewarding employment opportunities, is dedicated to understanding your career aspirations. As an Equal Opportunity Employer, IntelliPro values diversity and does not discriminate based on race, color, religion, sex, sexual orientation, gender identity, national origin, age, genetic information, disability, or any other legally protected group status. Moreover, our Inclusivity Commitment emphasizes embracing candidates of all abilities and ensures that our hiring and interview processes accommodate the needs of all applicants. Learn more about our commitment to diversity and inclusivity at https://intelliprogroup.com/.

Compensation: The pay offered to a successful candidate will be determined by various factors, including education, work experience, location, job responsibilities, certifications, and more. Additionally, IntelliPro provides a comprehensive benefits package, all subject to eligibility.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Analog Layout Engineer - Global Lead (US/China)
Senior Analog Layout Engineer - Global Lead (US/China)

IntelliPro • Santa Clara (CA)

On-site
USD 150,000 - 250,000
Bonus
Stock options
PMIC Analog Design Engineer
PMIC Analog Design Engineer

IntelliPro • Santa Clara (CA)

On-site
USD 150,000 - 300,000
Staff Analog IC Layout Engineer (Block & Chip)
Staff Analog IC Layout Engineer (Block & Chip)

Elevate-Semiconductor-1 • San Diego (CA)

On-site
USD 145,000 - 175,000
Incentive compensation
Comprehensive benefits
Analog Layout Design Engineer
Analog Layout Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 122,000 - 173,000
Stock bonuses
Health benefits
Retirement plan
+1
Staff Analog IC Layout Engineer (Block & Chip)
Staff Analog IC Layout Engineer (Block & Chip)

Elevate • San Diego (CA)

On-site
USD 145,000 - 175,000
Principal High-Speed Analog Layout Design Engineer
Principal High-Speed Analog Layout Design Engineer

Celero Communications, Inc. • San Jose (CA)

On-site
USD 150,000 - 250,000
Principal High-Speed Analog Layout Design Engineer
Principal High-Speed Analog Layout Design Engineer

Celero Communications, Inc. • Irvine (CA)

On-site
USD 150,000 - 250,000
Principle Digital IC Design Engineer
Principle Digital IC Design Engineer

IntelliPro • Santa Clara (CA)

On-site
USD 150,000 - 300,000
Layout Engineer INTL India
Layout Engineer INTL India

Insight Global • Palo Alto (CA)

On-site
USD 120,000 - 150,000
Principal High-Speed Analog Layout Design Engineer
Principal High-Speed Analog Layout Design Engineer

Celero Communications • San Jose (CA)

On-site
USD 150,000 - 250,000