RTL Design Tech Lead, ASIC/SoC – Lead Tapeout

Bolt Graphics, Inc.

Sunnyvale (CA)

On-site

USD 220,000 - 250,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, Dental, & Vision - 100% covered premiums
Equity - Stock Options
401(k) match

Job summary

A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture to tapeout. The ideal candidate will ensure high RTL quality, collaborate with cross-functional teams, and possess a Bachelor's or Master's in Electrical/Computer Engineering. Competitive salary and comprehensive benefits including stock options are offered.

Qualifications

  • 10+ years of experience in ASIC/SoC RTL design.
  • Proven experience leading blocks through multiple tapeouts.
  • Strong understanding of timing and CDC/RDC methodologies.

Responsibilities

  • Own end-to-end RTL design for major subsystems or full-chip blocks.
  • Define micro-architecture aligned with PPA targets.
  • Lead and mentor a team of RTL engineers.

Skills

ASIC/SoC RTL design
Technical leadership
Debugging
Communication
Ownership

Education

Bachelor’s or Master’s in Electrical / Computer Engineering

Tools

Design Compiler

Job description

A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture to tapeout. The ideal candidate will ensure high RTL quality, collaborate with cross-functional teams, and possess a Bachelor's or Master's in Electrical/Computer Engineering. Competitive salary and comprehensive benefits including stock options are offered.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead RTL Architect for ASIC/SoC
Lead RTL Architect for ASIC/SoC

Bolt Graphics • Sunnyvale (CA)

On-site
USD 220,000 - 250,000
100% covered medical, dental, & vision premiums
Stock options
401(k) match
+1
Senior RTL Integration Engineer for SoC Tapeouts
Senior RTL Integration Engineer for SoC Tapeouts

Acceler8 Talent • Mountain View (CA)

On-site
USD 120,000 - 160,000
Lead ASIC Chip Design Expert — Full-Chip Tapeout
Lead ASIC Chip Design Expert — Full-Chip Tapeout

Eridu Corporation • Saratoga (CA)

On-site
USD 250,000 - 280,000
Senior ASIC Implementation Lead – RTL to Tapeout & PPA
Senior ASIC Implementation Lead – RTL to Tapeout & PPA

Arycs Technologies, Inc. • Los Gatos (CA)

On-site
USD 130,000 - 160,000
RTL Design Engineer – Mixed-Signal ASICs & Silicon Bring-Up
RTL Design Engineer – Mixed-Signal ASICs & Silicon Bring-Up

Teradyne • Reading (MA)

On-site
USD 123,000 - 197,000
Comprehensive health benefits
Flexible Spending Accounts
Retirement savings plans
+1
Senior ASIC RTL Design Lead — Remote (US)
Senior ASIC RTL Design Lead — Remote (US)

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
RTL Design Tech Lead (ASIC/SoC)
RTL Design Tech Lead (ASIC/SoC)

Bolt Graphics, Inc. • Sunnyvale (CA)

On-site
USD 220,000 - 250,000
Medical, Dental, & Vision - 100% covered premiums
Equity - Stock Options
401(k) match
Senior Wireless SoC Architect & RTL Engineer
Senior Wireless SoC Architect & RTL Engineer

Apple • San Diego (CA)

On-site
USD 171,000 - 303,000
RTL Design Tech Lead (ASIC/SoC)
RTL Design Tech Lead (ASIC/SoC)

Bolt Graphics • Sunnyvale (CA)

On-site
USD 220,000 - 250,000
100% covered medical, dental, & vision premiums
Stock options
401(k) match
+1
RTL Design Engineer: Microarchitecture to Tapeout
RTL Design Engineer: Microarchitecture to Tapeout

Normal Computing Corporation • Palo Alto (CA)

On-site
USD 180,000 - 260,000