Remote Design Verification Engineer - UVM & AI-Driven

Mega Cloud Lab

United States

Remote

USD 110,000 - 170,000

Full time

6 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Mega Cloud Lab is seeking an experienced Design Verification (DV) engineer for a remote opportunity in the United States. You will develop verification plans and drive DV activities for hardware IPs.

Responsibilities include building UVM-based testbenches, constrained-random stimulus, assertion checkers, and applying AI-driven techniques to improve productivity. Collaboration with Digital Design and Concept teams is essential.

Qualifications

  • Experience in design verification of hardware IPs.
  • Proficiency with UVM-based testbenches and constrained-random stimulus.
  • Familiarity with assertion-based checkers and coverage metrics.
  • Exposure to AI-assisted verification methods is a plus.

Responsibilities

  • Develop a comprehensive verification plan based on hardware requirements.
  • Design, integrate, and maintain UVM-based testbench components.
  • Develop constrained-random test cases, sequences, and assertion-based checkers.
  • Apply AI-based verification methods and productivity tools where appropriate.
  • Execute the verification plan and participate in reviews with Digital Design and Concept teams.
  • Analysis of coverage closure and generation of formal verification reports and metrics.

Skills

DV engineering
UVM
Constrained-random testing
Assertion-based checkers
AI-based verification

Tools

UVM

Job description

Mega Cloud Lab is seeking an experienced Design Verification (DV) engineer for a remote opportunity in the United States. You will develop verification plans and drive DV activities for hardware IPs.

Responsibilities include building UVM-based testbenches, constrained-random stimulus, assertion checkers, and applying AI-driven techniques to improve productivity. Collaboration with Digital Design and Concept teams is essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification (DV) engineer Job ID: 419219
Design Verification (DV) engineer Job ID: 419219

Mega Cloud Lab • United States

Remote
USD 110,000 - 170,000
Verification Engineer: SV/UVM for SoC/AI Projects
Verification Engineer: SV/UVM for SoC/AI Projects

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Senior Verification Engineer: Multimedia/AI/ML Silicon
Senior Verification Engineer: Multimedia/AI/ML Silicon

Google Inc. • Mountain View (CA)

On-site
USD 163,000 - 236,000
Lead Design Verification (DV) Engineer
Lead Design Verification (DV) Engineer

SBT • San Francisco (CA)

On-site
USD 180,000 - 240,000
Design Verification Engineer
Design Verification Engineer

NexTech Capital • United States

Hybrid
USD 90,000 - 130,000
Senior Verification Engineer: UVM/SoC for AI Fabric
Senior Verification Engineer: UVM/SoC for AI Fabric

efficientcomputer • San Francisco (CA)

On-site
USD 130,000 - 180,000
Equity
401(k) match
Comprehensive benefits
+1
Design Verification Engineer
Design Verification Engineer

Acceler8 Talent • Mountain View (CA)

On-site
USD 180,000 - 240,000
Design Verification Engineer
Design Verification Engineer

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Senior Design Verification Engineer (SoC/UVM, Remote)
Senior Design Verification Engineer (SoC/UVM, Remote)

Triple Crown • California (MO)

Remote
USD 120,000 - 180,000
Health insurance
Dental insurance
Vision insurance
+1
Verification Engineer, SoC/ASIC | UVM & SystemVerilog
Verification Engineer, SoC/ASIC | UVM & SystemVerilog

Efficient Computer • San Francisco (CA), Pittsburgh, Austin (TX)

On-site
USD 130,000 - 180,000
10% annual bonus
Equity
401(k) match
+3