R&D Engineer IC Design

Broadcom

San Jose (CA)

On-site

USD 108,000 - 173,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Broadcom is seeking an Engineer to verify complex switch designs at the block and chip levels in San Jose, CA.

The role emphasizes building SystemVerilog-based verification environments, testbenches, checkers and transactors, and delivering test plans for RTL and gatesim verifications; it also covers creating ATE vectors and C-based diagnostics for silicon.

Qualifications

  • Master's Degree in Electrical and Electronic Engineering, Computer Science, or equivalent.
  • 6+ years of work experience in Design Verification.
  • Strong knowledge and hands-on experience in verification methods, tools and environment.
  • Strong programming skills, including System Verilog and scripting languages.
  • Knowledge and experience in UVM methodology is preferable.
  • Knowledge of networking and switching concepts is a plus.

Responsibilities

  • Verify complex switch designs using SystemVerilog-based environments.
  • Create testbenches, checkers and transactors; develop and execute test plans for RTL and gatesim-based verifications.
  • Create ATE testing vectors and C-based diagnostic tests to run on silicon.

Skills

SystemVerilog
UVM methodology
Testbenches
Scripting languages
C programming
RTL verification
Networking knowledge

Education

Master's Degree in Electrical and Electronic Engineering, Computer Science, or equivalent

Job description

USA-CA San Jose Innovation Drive

Full time

R024894

Job Description

Engineer will be responsible for verification of complex switch designs. Responsibilities will include creating SystemVerilog-based verification environments (testbenches, checkers, transactors) as well as creating and executing testplans for verifications of RTL and gatesim-based designs at both the block and chip level. The engineer will also be tasked with creating ATE testing vectors, as well as C-based diagnostic tests to be run on the actual silicon.

Job Requirements:

  • A Master's Degree in Electrical and Electronic Engineering, Computer Science, or equivalent
  • A minimum of 6 years of work experience in Design Verification
  • Strong knowledge and hands-on experience in verification methods, tools and environment
  • Strong programming skills, including in System Verilog and scripts languages
  • Knowledge and experience in UVM methodology is preferable
  • Knowledge of networking and switching concept is a plus
Additional Job Description
Compensation and Benefits

The annual base salary range for this position is $108,000 - $172,800

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom).

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision
401K with match
ESPP
+3
R&D Engineer IC Design 5
R&D Engineer IC Design 5

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants & annual equity awards
401(k) matching
+1
R&D Digital Design Engineer
R&D Digital Design Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Design Verification Engineer
Design Verification Engineer

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
Discretionary annual bonus
Equity grants
Equity awards
+5
IC Verification Engineer
IC Verification Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
ESPP
RTL integration Engineer
RTL integration Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
R&D Engineer Software 5
R&D Engineer Software 5

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity grants
401(k) with match
+1
R&D Engineer IC Design 5
R&D Engineer IC Design 5

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Comprehensive benefits (medical, dent,
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom Inc. • Austin (TX)

On-site
USD 121,900 - 195,000
Medical, dental and vision plans
401(k) participation including company
Employee Stock Purchase Program (ESPP)
+3
R&D Staff Hardware Engineer
R&D Staff Hardware Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Annual bonus
Equity grants
Benefits package