R&D Digital Design Engineer

Broadcom

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Broadcom in San Jose seeks a Logic Design Engineer to contribute to high‑performance Ethernet switch ASICs. You will implement RTL in Verilog and participate in the full design lifecycle from architecture to timing convergence and ECOs.

Required is a BS in electrical/computer engineering (MS preferred) and 5+ years of digital design on networking ASICs, with strong Verilog RTL and debugging skills, plus the ability to work independently.

Qualifications

  • B.S. in electrical engineering, computer engineering, computer science, or equivalent.
  • B.S. with 8 years of experience, or M.S with 5 years of experience in digital design on multiple networking ASICs.
  • 5+ years of experience in verilog based rtl design or verification, in deep submicron technologies.
  • Familiarity with Ethernet and other networking protocols.

Responsibilities

  • Participate in full program design lifecycle from architecture to RTL implementation, unit verification, timing convergence and ECOs.
  • Write efficient and elegant RTL for implementing components of complex networking ASICs.
  • Collaborate with cross‑functional teams to ensure design meets performance and power targets.

Skills

Verilog RTL design
Digital design
Networking ASICs
Troubleshooting

Education

B.S. in Electrical/Computer Engineering or CS
MS or 8+ years experience

Tools

Python
Perl
Timing analysis

Job description

USA-CA San Jose Innovation Drive

Full time

R025908

Job Description

The core switch group (csg) at broadcom focused on developing high-performance ethernet switch silicon and software, primarily targeting hyperscale data centers, cloud providers, and enterprise networks. our group is recognized as an

industry leader in merchant silicon, enabling massive network bandwidth for ai infrastructure and cloud applications.

Our organization works on all levels of ASIC development, spanning high-level architecture to RTL design and verification and volume manufacturing. We are looking for a motivated and astute individual to join our team as a logic design engineer.as a logic design engineer you will use your knowledge of specifications, mathematics, and computation to write efficient and elegant rtl for implementing components of complex networking asics.

This role requires participation through the full program design lifecycle: developing micro-architecture specifications, RTL implementation, Unit verification, Timing convergence, ECO implementation, debug analysis and reviews.

Qualifications

The ideal candidate should exhibit the following behavioral traits:

  • Thoughtful and perceptive analytical ability.
  • A genuine curiosity for understanding the complete system.
  • Dedicated to creative problem solving.
  • ability to work independently and at various levels of abstraction.
  • Committed to getting things done and executing to plan
Minimum Qualifications
  • B.S. in electrical engineering, computer engineering, computer science, or equivalent.
  • B.S. with 8 years of experience, or M.S with 5 years of experience in digital design on multiple networking ASICs.
  • 5+ years of experience in verilog based rtl design or verification, in deep submicron technologies.
  • Familiarity with Ethernet and other networking protocols.
Preferred Qualifications
  • Extensive experience with Ethernet, TCP/IP, MPLS, tunneling, and other networking protocols.
  • Extensive experience with packet processing architectures (packet parsing, acls, metering, policing, etc.)
  • Experience achieving timing closure on high performance ASICs in deep submicron technologies.
  • Experience with low power design techniques, power estimation methods, clock domain crossing techniques.
  • Experience with scripting languages, such as python or perl.
Compensation and Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

R&D Engineer Software 5
R&D Engineer Software 5

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity grants
401(k) with match
+1
R&D Engineer IC Design 5
R&D Engineer IC Design 5

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants & annual equity awards
401(k) matching
+1
Silicon Design and Validation Engineer
Silicon Design and Validation Engineer

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
Design Verification Engineer
Design Verification Engineer

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
Discretionary annual bonus
Equity grants
Equity awards
+5
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision
401K with match
ESPP
+3
R&D Engineer IC Design
R&D Engineer IC Design

Broadcom • San Jose (CA)

On-site
USD 108,000 - 173,000
RTL integration Engineer
RTL integration Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
ASIC Implementation Engineer
ASIC Implementation Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401K participation including company匹配
Employee Stock Purchase Program (ESPP)
+4
Lead ASIC Design Engineer
Lead ASIC Design Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Field Applications Engineer
Field Applications Engineer

Broadcom • San Jose (CA)

On-site
USD 140,000 - 190,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3