Principal SoC Verification Architect (AI & Networking)
Astera Labs
San Jose (CA)
On-site
USD 185,000 - 230,000
Full time
14 days+
Application generator
Stand out for this role — generate a tailored resume and cover letter in about a minute.
Get past ATS filters
Benefits offered by this job
Discretionary bonus
Incentives
Benefits
Job summary
A leading semiconductor company in California seeks a Principal Design Verification Engineer to lead verification for advanced ASICs. The ideal candidate will have more than 8 years of experience in SoC verification, especially in server and networking applications. Responsibilities include leading functional verification, collaborating with teams to execute test plans, and debugging verification failures. Candidates should have expertise in SystemVerilog and excellent communication skills. Salary range is $185,000 to $230,000 with potential bonuses and benefits.
Qualifications
8+ years of experience in SoC verification with a focus on server and networking applications.
Expertise in SystemVerilog/UVM across the full verification lifecycle.
Experience developing and executing test sequences and identifying verification holes.
Responsibilities
Lead the functional verification of advanced ASICs including test planning and execution.
Collaborate with software and system validation teams to create test plans.
Debug test failures and analyze coverage results.
Skills
SystemVerilog
C/C++
Python
Debugging
Coverage analysis
Communication skills
Education
Bachelor's degree in Electrical Engineering
Master's preferred
Tools
Industry-standard simulators
Version control systems
Regression systems
Job description
A leading semiconductor company in California seeks a Principal Design Verification Engineer to lead verification for advanced ASICs. The ideal candidate will have more than 8 years of experience in SoC verification, especially in server and networking applications. Responsibilities include leading functional verification, collaborating with teams to execute test plans, and debugging verification failures. Candidates should have expertise in SystemVerilog and excellent communication skills. Salary range is $185,000 to $230,000 with potential bonuses and benefits.