Principal SoC Verification Architect (AI & Networking)

Astera Labs

San Jose (CA)

On-site

USD 185,000 - 230,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Discretionary bonus
Incentives
Benefits

Job summary

A leading semiconductor company in California seeks a Principal Design Verification Engineer to lead verification for advanced ASICs. The ideal candidate will have more than 8 years of experience in SoC verification, especially in server and networking applications. Responsibilities include leading functional verification, collaborating with teams to execute test plans, and debugging verification failures. Candidates should have expertise in SystemVerilog and excellent communication skills. Salary range is $185,000 to $230,000 with potential bonuses and benefits.

Qualifications

  • 8+ years of experience in SoC verification with a focus on server and networking applications.
  • Expertise in SystemVerilog/UVM across the full verification lifecycle.
  • Experience developing and executing test sequences and identifying verification holes.

Responsibilities

  • Lead the functional verification of advanced ASICs including test planning and execution.
  • Collaborate with software and system validation teams to create test plans.
  • Debug test failures and analyze coverage results.

Skills

SystemVerilog
C/C++
Python
Debugging
Coverage analysis
Communication skills

Education

Bachelor's degree in Electrical Engineering
Master's preferred

Tools

Industry-standard simulators
Version control systems
Regression systems

Job description

A leading semiconductor company in California seeks a Principal Design Verification Engineer to lead verification for advanced ASICs. The ideal candidate will have more than 8 years of experience in SoC verification, especially in server and networking applications. Responsibilities include leading functional verification, collaborating with teams to execute test plans, and debugging verification failures. Candidates should have expertise in SystemVerilog and excellent communication skills. Salary range is $185,000 to $230,000 with potential bonuses and benefits.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Design Verification Architect for SoC/IP
Senior Design Verification Architect for SoC/IP

Bolt Graphics, Inc. • Sunnyvale (CA)

On-site
USD 250,000 - 280,000
Medical, Dental, & Vision - 100% covered premiums
Equity - Stock Options
401(k) match
Senior SoC Design Verification Architect | DV Lead
Senior SoC Design Verification Architect | DV Lead

Bolt Graphics • Sunnyvale (CA)

On-site
USD 250,000 - 280,000
100% covered premiums for Medical, Dental, & Vision
Equity - Stock Options
401(k) match
Lead Principal Design Verification Engineer - AI ASICs
Lead Principal Design Verification Engineer - AI ASICs

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Discretionary bonus
Incentives
Benefits
Senior ASIC Verification Architect for High-Perf SoCs
Senior ASIC Verification Architect for High-Perf SoCs

Cornelis Networks • Wayne (PA)

Remote
USD 150,000 - 190,000
Competitive compensation package
Flexible work environment
Health and retirement benefits
Senior SoC Verification Engineer (AI/ML Enabled)
Senior SoC Verification Engineer (AI/ML Enabled)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior SoC DV Lead: AI/ML Verification Architect
Senior SoC DV Lead: AI/ML Verification Architect

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Staff Design Verification Engineer - AI Connectivity ASICs
Staff Design Verification Engineer - AI Connectivity ASICs

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 195,000
Senior SOC Verification Engineer - UVM & Cache
Senior SOC Verification Engineer - UVM & Cache

Mirafra • San Jose (CA)

On-site
USD 120,000 - 160,000
Senior SoC Verification Engineer — PCIe/UVM & IP
Senior SoC Verification Engineer — PCIe/UVM & IP

Sintegra Inc. • Sunnyvale (CA)

On-site
USD 119,000 - 258,000
(Principal/Lead) SoC Design Verification Engineer
(Principal/Lead) SoC Design Verification Engineer

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 150,000 - 200,000