Senior SoC Design Verification Architect | DV Lead

Bolt Graphics

Sunnyvale (CA)

On-site

USD 250,000 - 280,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

100% covered premiums for Medical, Dental, & Vision
Equity - Stock Options
401(k) match

Job summary

A semiconductor startup in Sunnyvale is seeking a Principal Design Verification Engineer to lead a team in the verification of complex IPs and SoCs. The ideal candidate should have 12 to 15 years of experience in ASIC design verification, expertise in SystemVerilog and UVM methodology, and strong leadership abilities. Responsibilities include establishing verification plans, driving alignment across teams, and debugging complex issues. The position offers a competitive compensation range of $250,000–$280,000 per year, with benefits including medical, dental, and stock options.

Qualifications

  • 12–15 years of experience in ASIC/SoC design verification.
  • Proven experience leading verification teams and delivering multiple tapeouts.
  • Excellent leadership, communication, and problem-solving skills.

Responsibilities

  • Own the verification strategy and execution for complex IPs or full-chip SoC.
  • Lead development of UVM-based verification environments.
  • Drive alignment across architecture, RTL, and physical design teams.

Skills

SystemVerilog
UVM methodology
Functional coverage
Assertions (SVA)
Debugging complex SoC-level issues
Python scripting
TCL scripting

Education

Bachelor’s/Master’s degree in Electrical Engineering or related field

Tools

Synopsys VCS
Cadence Xcelium

Job description

A semiconductor startup in Sunnyvale is seeking a Principal Design Verification Engineer to lead a team in the verification of complex IPs and SoCs. The ideal candidate should have 12 to 15 years of experience in ASIC design verification, expertise in SystemVerilog and UVM methodology, and strong leadership abilities. Responsibilities include establishing verification plans, driving alignment across teams, and debugging complex issues. The position offers a competitive compensation range of $250,000–$280,000 per year, with benefits including medical, dental, and stock options.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Design Verification Architect for SoC/IP
Senior Design Verification Architect for SoC/IP

Bolt Graphics, Inc. • Sunnyvale (CA)

On-site
USD 250,000 - 280,000
Medical, Dental, & Vision - 100% covered premiums
Equity - Stock Options
401(k) match
Senior SoC DV Lead: AI/ML Verification Architect
Senior SoC DV Lead: AI/ML Verification Architect

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Principal SoC Verification Architect (AI & Networking)
Principal SoC Verification Architect (AI & Networking)

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Senior SoC Verification Engineer
Senior SoC Verification Engineer

Capgemini Engineering • Santa Clara (CA)

On-site
USD 97,000 - 183,000
Senior SoC Verification Engineer (AI/ML Enabled)
Senior SoC Verification Engineer (AI/ML Enabled)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior SoC Verification Engineer — PCIe/UVM & IP
Senior SoC Verification Engineer — PCIe/UVM & IP

Sintegra Inc. • Sunnyvale (CA)

On-site
USD 119,000 - 258,000
ASIC Design Verification Engineer - IP & DV Architect
ASIC Design Verification Engineer - IP & DV Architect

Advanced Micro Devices • Austin (TX)

On-site
USD 100,000 - 130,000
(Principal/Lead) SoC Design Verification Engineer
(Principal/Lead) SoC Design Verification Engineer

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Principal SoC Verification Lead
Principal SoC Verification Lead

Bright Vision Technologies • Santa Clara (CA)

On-site
USD 158,000 - 318,000
Relocation Assistance Available
Visa Sponsorship Available
Senior SOC Verification Engineer – Full-Chip DV
Senior SOC Verification Engineer – Full-Chip DV

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 140,000