Principal Product Engineer

Socket.dev

San Jose (CA)

On-site

USD 140,000 - 260,000

Full time

2 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Paid vacation
Paid holidays
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision

Job summary

Cadence is recruiting a Product Engineer for the Digital and Signoff Group in California to provide RTL-to-GDSII flow expertise and help customers optimize timing and PPA on 16nm and below nodes.

You will debug customer issues, run benchmarks, and collaborate with R&D and release teams while communicating clearly. A MS in EE and 5+ years in digital implementation, plus hands-on EDA experience, are required.

Qualifications

  • MS in EE with 5+ years of experience in Digital Implementation.
  • Strong understanding of VLSI physical design and timing analysis; familiarity with clock tree synthesis, routing optimization and silicon signoff.
  • Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below.
  • Exposure to, and solid understanding of, hierarchical design methodologies and low power design.
  • Energetic team player with a passion for problem solving.
  • Strong communication skills (verbal and written).
  • Automation skills using Perl, Tcl and shell scripting.

Responsibilities

  • Support Cadence products in the Digital and Signoff team.
  • Track and debug customer issues and work with R&D and release team on issue resolution.
  • Run design benchmarks and develop flows and solutions.

Skills

VLSI timing analysis
Digital implementation
Clock tree synthesis
Routing optimization
Silicon signoff
Perl scripting
Tcl scripting
Shell scripting
Strong communication
Problem solving

Education

MS in EE

Tools

EDA tools

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of technical place and route expertise to Cadence customers and to R&D.

You are a motivated and energetic engineer with a deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow.

You have proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes.

You combine your deep understanding with strong analysis skills to debug customer problems and propose solutions, with an organized and coherent approach.

You are an excellent communicator.

Position Responsibilities:
  • Support Cadence products in the Digital and Signoff team.
  • Track and debug customer issues and work with R&D and release team on issue resolution.
  • Run design benchmarks and develop flows and solutions.
Position Requirements:
  • MS in EE with 5+ years of experience in Digital Implementation, either as a design engineer or as a product engineer
  • Strong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including clock tree synthesis, routing optimization and silicon signoff.
  • Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.
  • Exposure to, and solid understanding of, hierarchical design methodologies and low power design
  • Energetic team player with a passion for problem solving
  • Strong analysis skills with a track record to prove it
  • Strong communication skills (verbal and written)
  • Automation skills using Perl, Tcl and shell scripting

The annual salary range for California is $140,000 to $260,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Principal Product Engineer
Sr. Principal Product Engineer

Socket.dev • California (MO)

Hybrid
USD 144,000 - 267,000
null
Principal Product Engineer
Principal Product Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 140,000 - 260,000
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
Principal Product Engineer
Principal Product Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 100,000 - 140,000
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Bonus & Equity
Medical / Dental / Vision
Paid time off
Sr. Principal Product Engineer
Sr. Principal Product Engineer

Cadence Design Systems • California (MO)

Hybrid
USD 144,000 - 267,000
Paid vacation
Paid holidays
401(k) with employer match
+2
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence • Colorado

On-site
USD 126,000 - 234,000
Salary: competitive compensation
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match