Principal Design Engineer

Cadence

San Jose (CA)

On-site

USD 136,500 - 253,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans

Job summary

Cadence in San Jose is hiring for a critical role leading teams to implement SOCs and subsystem chips. This position demands extensive experience in RTL synthesis and advanced technology processes. Ideal candidates should have a strong engineering background, proficiency with Cadence tools, and experience in collaborating with cross-functional teams.

The role offers a competitive salary range from $136,500 to $253,500 based on qualifications, along with robust benefits including 401(k), stock purchase plans, and generous vacation policies.

Qualifications

  • Minimum 7 years experience with BS, 5 years with MS, or 1 year with PhD in Electrical Engineering.
  • Experience with advanced technology nodes (5nm, 3nm, 2nm).
  • Detailed knowledge of PCI Express, DDR, LPDDR, SRAM, and UCIe.

Responsibilities

  • Lead a team to implement SOCs or subsystem chips.
  • Work on RTL synthesis and floor planning.
  • Build clock trees and perform optimizations.
  • Review and document designs for tape-out.

Skills

Leadership in SOC implementation
RTL synthesis
Linux server usage
Shell scripting
Experience with Cadence tools

Education

BS in Electrical Engineering
MS in Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Innovus
Cadence Tempus
Cadence Voltus
Cadence Pegasus

Job description

Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and health.

The Cadence Advantage
  • The opportunity to work on cutting‑edge technology in an environment that encourages creativity, innovation, and impact.
  • Employee‑friendly policies focused on physical and mental well‑being, career development, learning opportunities, and recognition of successes.
  • The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success.
  • Multiple avenues of learning and development available for employees to explore based on individual needs and interests.
  • A diverse team of passionate, dedicated, and talented individuals who go above and beyond for customers, communities, and each other—every day.
Job Responsibilities
  • Lead a team to implement SOCs or subsystem chips.
  • Work on RTL synthesis and floor planning.
  • Build clock trees and perform optimizations.
  • Close timing, IR drop, and physical verification.
  • Review and document designs for tape‑out.
  • Interface with Front End RTL design teams and Back End Verification teams.
Position Requirements / Qualifications
  • BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of 5 years of experience OR PhD with a minimum of 1 year of experience.
  • Experience with Cadence tools such as Innovus, Tempus, QRC, Voltus, and Pegasus.
  • Experience with advanced technologies such as 5 nm, 3 ns, and 2 nm nodes.
  • Experience using Linux servers and script development with Shell, Perl, or TCL.
  • Detailed knowledge of industry standard interfaces such as PCI Express, DDR, LPDDR, SRAM, UCIe, etc.
Compensation and Benefits

Annual salary range for California is $136,500 to $253,500. Incentive compensation may include bonus, equity, and benefits. Sales positions generally offer a competitive on‑target earnings structure. Compensation may vary based on qualifications, skill level, and location.
Benefits include paid vacation and holidays, 401(k) plan with employer match, employee stock purchase plan, and a variety of medical, dental and vision plans.

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
Sr Principal Application Engineer
Sr Principal Application Engineer

Cadence • San Jose (CA)

On-site
USD 143,000 - 267,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
+1
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
RTL2GDS, Sr Principal AE
RTL2GDS, Sr Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 144,000 - 267,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 115,000 - 213,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+2
Lead Software Engineer
Lead Software Engineer

Cadence Design Systems • San Jose (CA), Northern (KY)

On-site
USD 115,000 - 213,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence Design Systems • San Jose (CA)

On-site
USD 157,000 - 293,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
+1
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

Hybrid
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence • Colorado

On-site
USD 126,000 - 234,000
Salary: competitive compensation
Sr Principal HW Design Engineer/HW Architect
Sr Principal HW Design Engineer/HW Architect

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000