Principal Design Engineer: SoC Emulation & Verification

Microchip Technology Inc.

Roseville, Northern (CA, KY)

Hybrid

USD 75.000 - 232.000

Vollzeit

14 Tage+
Bewerbungsgenerator

Bekomme eine Antwort von diesem Arbeitgeber — ein Lebenslauf und ein Anschreiben, die genau auf die Eigenschaften eingehen, die gesucht werden.

Schaffe es an den ATS-Filtern vorbei

Benefits dieser Stelle

Health benefits from day one
RSU program
ESPP with 2-year look-back

Zusammenfassung

Microchip Technology Inc. is seeking a Principal Design Engineer for the Architecture Co-Verification team in California. You will help enable HW/FW co-design and co-verification of SoCs using leading HW emulators and FPGA platforms.

The role spans architectural exploration through post-silicon validation. Ideal candidates have 10+ years in hardware/firmware verification, strong RTL and protocol knowledge, and a proven ability to work with diverse teams, documenting findings and driving quality

Qualifikationen

  • BS/MS degree in Electrical/ Electronic Engineering or Computer Engineering.
  • 10+ years of relevant work experience in hardware/firmware co-verification.
  • 5+ years with serial protocols such as SAS/SATA/NVMe and PCIe.
  • Proficiency in Linux, C, Python, Tcl, Bash, and RTL coding with Verilog/SystemVerilog.

Aufgaben

  • Port SoC RTL to HW emulators and FPGA platforms.
  • Develop emulation-specific HW for pre-silicon verification.
  • Create and manage test ecosystems for pre/post-silicon verification.
  • Develop FW and tests for subsystem/system level verification.
  • Troubleshoot complex embedded multi-core RTOS/RT apps on emulation.

Kenntnisse

Verilog/SystemVerilog
C/Python/Tcl/Bash
Linux
PCIe
SAS/SATA/NVMe
JTAG/I2C
RAID HBA experience

Ausbildung

BS/MS in Electrical/Electronic Engineering or Computer Engineering

Tools

Cadence Palladium
Protium

Jobbeschreibung

Microchip Technology Inc. is seeking a Principal Design Engineer for the Architecture Co-Verification team in California. You will help enable HW/FW co-design and co-verification of SoCs using leading HW emulators and FPGA platforms.

The role spans architectural exploration through post-silicon validation. Ideal candidates have 10+ years in hardware/firmware verification, strong RTL and protocol knowledge, and a proven ability to work with diverse teams, documenting findings and driving quality

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Principal SoC Design Engineer: Emulation & Co-Verification
Principal SoC Design Engineer: Emulation & Co-Verification

Microchip Technology Inc. • Roseville (CA)

Vor Ort
USD 75.000 - 232.000
Health benefits from day one
ESPP program with 2-year look-back
Quarterly bonus payments
Principal Engineer - Design
Principal Engineer - Design

Microchip Technology Inc. • Roseville (CA)

Vor Ort
USD 75.000 - 232.000
Health benefits from day one
ESPP program with 2-year look-back
Quarterly bonus payments
Senior FPGA & SoC Verification Engineer
Senior FPGA & SoC Verification Engineer

Microchip Technology Inc • Austin (TX)

Vor Ort
USD 91.000 - 232.000
Health benefits starting day one
Lead IP & SoC Verification Engineer
Lead IP & SoC Verification Engineer

Microchip Technology Inc. • Chandler (AZ)

Vor Ort
USD 140.000 - 210.000
Senior Verification Engineer - SoC/FPGA & AI-Driven Tools
Senior Verification Engineer - SoC/FPGA & AI-Driven Tools

Microchip Technology Inc. • Chandler (AZ), Northern (KY)

Hybrid
USD 91.000 - 232.000
Senior FPGA/SoC Verification Engineer
Senior FPGA/SoC Verification Engineer

Microchip Technology Inc. • Austin (TX)

Vor Ort
USD 91.000 - 232.000
Lead SoC Design Verification Architect
Lead SoC Design Verification Architect

Veriipro • Santa Clara (CA)

Vor Ort
USD 120.000 - 160.000
Senior FPGA/SoC Design Engineer
Senior FPGA/SoC Design Engineer

Microchip Technology Inc. • Hauppauge (NY)

Vor Ort
USD 91.000 - 232.000
Health benefits day one
ESPP program
Retirement plan
Director of Emulation & Prototyping Solutions
Director of Emulation & Prototyping Solutions

Cadence Design Systems • San Jose (CA)

Vor Ort
USD 158.000 - 293.000
401(k) plan with employer match
employee stock purchase plan
Medical, dental and vision plan
Principal Engineer - Design
Principal Engineer - Design

Microchip Technology Inc. • Roseville (CA), Northern (KY)

Vor Ort
USD 75.000 - 232.000
Health benefits from day one
RSU program
ESPP with 2-year look-back