Principal Engineer - Design

FHLB Des Moines

Roseville, Northern (CA, KY)

Hybrid

USD 75,000 - 232,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health benefits from day one
RSU program
ESPP with 2-year look-back

Job summary

Microchip Technology Inc. is seeking a Principal Design Engineer for the Architecture Co-Verification team in California. You will help enable HW/FW co-design and co-verification of SoCs using leading HW emulators and FPGA platforms.

The role spans architectural exploration through post-silicon validation. Ideal candidates have 10+ years in hardware/firmware verification, strong RTL and protocol knowledge, and a proven ability to work with diverse teams, documenting findings and driving quality

Qualifications

  • BS/MS degree in Electrical/ Electronic Engineering or Computer Engineering.
  • 10+ years of relevant work experience in hardware/firmware co-verification.
  • 5+ years with serial protocols such as SAS/SATA/NVMe and PCIe.
  • Proficiency in Linux, C, Python, Tcl, Bash, and RTL coding with Verilog/SystemVerilog.

Responsibilities

  • Port SoC RTL to HW emulators and FPGA platforms.
  • Develop emulation-specific HW for pre-silicon verification.
  • Create and manage test ecosystems for pre/post-silicon verification.
  • Develop FW and tests for subsystem/system level verification.
  • Troubleshoot complex embedded multi-core RTOS/RT apps on emulation.

Skills

Verilog/SystemVerilog
C/Python/Tcl/Bash
Linux
PCIe
SAS/SATA/NVMe
JTAG/I2C
RAID HBA experience

Education

BS/MS in Electrical/Electronic Engineering or Computer Engineering

Tools

Cadence Palladium
Protium

Job description

## Principal Engineer - DesignApplylocations: CA - Rosevilletime type: Full timeposted on: Posted Todayjob requisition id: R3323-26Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the *Aggregate System* and it’s won us countless awards for diversity and workplace excellence.Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.Visit our careers page to see what exciting opportunities and company perks await!**Job Description:**The Architecture Co-Verification team (ACOV) is an exciting, fast paced team responsible for enabling HW/FW development and co-verification of state-of-art System-On-Chip (SoC) devices using industry leading HW emulators (such as Cadence Palladium and Protium).The team is deployed in all aspects of SoC development phases from architectural exploration to post-silicon validation, HW/FW co-development, pre-silicon functional co-verification, pre/post-silicon performance testing, power analysis, and critical post-silicon investigations.As a Principal Design Engineer, you will be working closely with hardware designers, firmware engineers, and verification teams throughout the SoC development process. This is a role for a versatile engineer that enjoys the challenges of HW/FW co-development and system level co-verification using leading edge HW emulators and FPGA platforms. It’s a high visibility role that will develop a wide range of skills and exceptional problem-solving ability.Responsibilities could include but are not limited to the following:* Porting SoC RTL to industry leading HW emulators and FPGA platforms.* Developing emulation specific HW for pre-silicon subsystem/system level co-verification.* Developing common test ecosystem across pre/post silicon.* Developing FW and tests for pre-silicon subsystem/system level co-verification.* Troubleshoot and resolve complex problems in embedded multi-core real-time systems executing emulation test plans.* Utilize state of the art protocol analyzers for analysis and error injection.* Utilization of test and defect tracking tools to document and report on verification progress and product quality.* Effectively present technical information to small teams of engineers.**Requirements/Qualifications:*** BS/MS degree or higher in Electrical/Electronic Engineering or Computer Engineering* 10+ years of relevant work experience* 5+ years' experience with one or more serial protocols such as SAS/SATA/NVMe and a thorough knowledge of PCIe* Knowledge of key components of a server and storage solution including Windows/Linux host driver architectures.* Willing to learn in a fast-paced environment, and being an organized self-starter.* Proficient Linux experience and strong programming/scripting skills with languages such as C, Python, Tcl and Bash.* Proficient in digital design, RTL coding with VHDL, Verilog, or System Verilog experience.* Creation & management of system validation testing schedules and their execution.* Knowledge of MIPS, ARM, or RISC-V architecture, including JTAG, I2C, and firmware programming.**Desired Skills:*** Excellent analytical and documentation skills.* Strong problem solving, communication and interpersonal skills are required.* Ability to quickly learn new technologies.* Highly motivated team player who sets personal goals and achieves those goals without supervision.* Experience with RAID HBA’s, SAS Controllers and their associated Software Testing Strategies in an asset.* Experience with test automation, testing methodologies, and test tools* Isolation and resolution of complex software & firmware problems in embedded real-time systems.* Troubleshoot and resolve complex problems in embedded multi-core real-time systems.* Knowledge of Embedded Linux development as well as RTOS constructs including processes, threads, scheduling, synchronization mechanisms, memory management.* Cadence infrastructure support and process flows is an asset.**Travel Time:**0% - 25%**Physical Attributes:**Carrying, Feeling, Handling, Hearing, Seeing, Talking, Works Alone, Works Around Others**Physical Requirements:**Regular business hours; 70% sitting, 15% standing, 15% walking**Pay Range:**We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:Benefits of working at MicrochipThe annual base salary range for this position, which could be performed in the US, is $75,000 - $232,000.\*\*Range is dependent on numerous factors including job location, skills and experience.Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law. For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer - Design
Principal Engineer - Design

Microchip Technology Inc. • Roseville (CA)

On-site
USD 75,000 - 232,000
Health benefits from day one
ESPP program with 2-year look-back
Quarterly bonus payments
Technical Staff Engineer - Applications
Technical Staff Engineer - Applications

FHLB Des Moines • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Quarterly bonus payments
Retirement savings plans
+1
Principal Engineer-Design
Principal Engineer-Design

FHLB Des Moines • Chandler (AZ), Northern (KY)

Hybrid
USD 75,000 - 232,000
Health benefits from day one
ESPP with 2-year look-back
Retirement savings plan
Principal Engineer - Validation (Systems)
Principal Engineer - Validation (Systems)

Microchip Technology Inc. • Roseville (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Validation (Systems)
Principal Engineer - Validation (Systems)

FHLB Des Moines • Roseville (CA)

On-site
USD 75,000 - 232,000
Engineer II - Digital ASIC Design
Engineer II - Digital ASIC Design

FHLB Des Moines • San Jose (CA)

On-site
USD 70,000 - 143,000
Health benefits from day one
ESP P program with 2 year look back
Sr Engineer I - Validation (Systems)
Sr Engineer I - Validation (Systems)

FHLB Des Moines • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits from day one
Retirement savings plan
Employee stock purchase plan (ESPP)
Senior FPGA/SoC Applications Engineer
Senior FPGA/SoC Applications Engineer

Microchip Technology Inc. • Addison (TX)

On-site
USD 91,000 - 232,000
Restricted stock units
Quarterly bonus payments
Health benefits from day one
+1
Senior Engineer I- Applications
Senior Engineer I- Applications

FHLB Des Moines • San Jose (CA), Northern (KY)

Hybrid
USD 70,000 - 205,000
Principal Engineer-Design
Principal Engineer-Design

Microchip Technology Inc • Chandler (AZ)

On-site
USD 75,000 - 232,000
Health benefits from day one
ESPp program with 2 year look back